Some comments on design at 3.1 MHz: http://emvogil-3.mit.edu/ilog/pub/ilog.cgi?group=lasti&task=view&date_to_view=08/02/2016&anchor_to_scroll_to=2016:08:02:19:03:10-eoelker
A means of using the 3.1MHz design: https://emvogil-3.mit.edu/ilog/pub/ilog.cgi?group=lasti&date_to_view=07/16/2015&anchor_to_scroll_to=2017:01:18:11:16:24-lee
Note that this design is not compatible with the footprint of new Laser Components high QE diodes. It also requires some modifications for a lower 3.1MHz CLF frequency.
This are addressed in the new aligo homodyne circuit E1700135
DCC Version 3.5.0, contact
DCC Help