






Diff Outputs to IFO


517-P50E-080P1-RR1EA




DACS




POWER




FPGA



Input Clock Buffers



Config Switches




Project	LIGO DAC 32	LIGO Laboratory
Sheet Title	DAC Proto Top Sheet	California Institute of Technology
Size	B	DCC D2200368
Date	7/3/2024	Time: 11:58:10 AM
File	LD32_TOP.SchDoc	Sheet: 1 of 17
Rev	2	DrawnBy: M. Pirello, D. Sigg







Control Voltage Monitor




Phase Detector




Vectron VCO



3.0V Reference



Optional LVPECL-LVDS Translator





Project	LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	VCO & Phase Detector		
Size:	B	DCC D2200368	Rev: 2
Date:	7/3/2024	Time: 11:58:10 AM	Sheet: 2 of 17
File:	LD32_PHASE.SchDoc		DrawnBy: M. Pirello, D. Sigg





Power Top Sheet





Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Power Top			
Size: B	DCC D2200368	Rev: 2	
Date: 7/3/2024	Time: 11:58:11 AM	Sheet: 3 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_Power.SchDoc			





DAC Linear Power Supplies




- SENSE
- SENS_33_P → SENS_33_P
- SENS_33_N → SENS_33_N
- SENS_25_P → SENS_25_P
- SENS_25_N → SENS_25_N
- SENS_18_P → SENS_18_P
- SENS_18_N → SENS_18_N
- SENS_10_P → SENS_10_P
- SENS_10_N → SENS_10_N
- SENS_120x_P → SENS_120x_P
- SENS_120x_N → SENS_120x_N
- SENS_120b_P → SENS_120b_P
- SENS_120b_N → SENS_120b_N
- SENS_VCCA3.3V → SENS_VCCA3.3V
- SENS_AVCC3.3V → SENS_AVCC3.3V
- SENS_DVDDL1.2V → SENS_DVDDL1.2V
- SENS_AVCC → SENS_AVCC
- SENS_AVTT → SENS_AVTT
- SENS_+7 → SENS_+7
- SENS_-7_N → SENS_-7_N
- SENS_-7_P → SENS_-7_P

LT3045-1 Configs:
 VCCA3V3
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 33k$
 $V_{set} = 33k * 100\mu A = 3.3V$
 PGFB:
 $V_{set} = 3.3V$; $RPG2 = 100k$
 $V_{set} = 0.3 * (1 + RPG2 / RPG1)$
 $RPG1 = RPG2 / (V_{set} / 0.3V - 1)$
 $100k / (3.3V / 0.3V - 1) = 10k < 11k$


AVCC3V3:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 33k$
 $V_{set} = 33k * 100\mu A = 3.3V$
 PGFB:
 $V_{set} = 3.3V$; $RPG2 = 100k$
 $V_{set} = 0.3 * (1 + RPG2 / RPG1)$
 $RPG1 = RPG2 / (V_{set} / 0.3V - 1)$
 $100k / (3.3V / 0.3V - 1) = 10k < 11k$

LT3045-1 Configs:
 DVDDL1V2:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 12.1k$
 $V_{set} = 12.1k * 100\mu A = 1.21V$
 PGFB:
 $V_{set} = 1.2V$; $RPG1 = 50k$
 $V_{set} = 0.3 * (1 + RPG2 / RPG1)$
 $RPG2 = (V_{set} / 0.3V - 1) * 50k$
 $RPG2 = (1.2 / 0.3 - 1) * 50k = 150k > 133k$


AVCC 3.3V



VCCA 3.3V



DVDD 1.2V Core



- PG_VCCA3.3V → PG_VCCA3.3V
- PG_AVCC3.3V → PG_AVCC3.3V
- PG_DVDDL1.2V → PG_DVDDL1.2V
- PG_DVDDL1.2V → PG_DVDDL1.2V
- PG_SW+2V → PG_SW+2V
- PG_SW+2V → PG_SW+2V
- PWRGOOD → PG_SW+4V
- PG_SW+4V → PG_FPGA
- PG_SW+8V → PG_SW+8
- PG_SW+8V → PG_SW+8
- PG-7 → PG_L-7V
- PG+7 → PG_L+7V

Project	LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title	Linear Supplies			
Size:	B	DCC D2200368	Rev: 2	
Date:	7/3/2024	Time: 11:58:11 AM	Sheet: 4 of 17	DrawnBy: M. Pirello, D. Sigg
File:	LD32_Linear1.SchDoc			



Switched FPGA Power

ADP505x Configs




- FB1 - 1.8V 12.7k, 10k, 4.7uH
- FB2 - 1.0V 10k, 40k, 3.3uH
- FB3 - 2.5V 21.5k, 10k, 2.2uH
- FB4 - 3.3V 31.6k, 10k, 2.2uH
- FB5 - 1.8V 5k, 1.91k

Legend

- VCC = 3.3V (digital voltage)
- VDD = 1.8V (digital voltage)
- VCCINT = 0.95V (fpga internal)
- VCCAUX = 1.8V (fpga internal)
- VCCADC = 1.8V (ADC ref voltage)
- AVCC1V8

Power Up Config


- 1st - VCC1V0
- 2nd - VCC1V8
- 3rd - VCC3V3
- 4th & 5th VCC2V5 & AVCC1V8



Project	LIGO DAC 32	LIGO Laboratory	
Sheet Title	FPGA Supply	California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Size	B	DCC D2200368	Rev: 2
Date	7/3/2024	Time: 11:58:11 AM	Sheet: 5 of 17
File	LD32_PowerFPGA.SchDxc	DrawnBy: M. Pirello, D. Sigg	



Front End Power +/- 8V



- SENSE**
- SENS_33_P → SENS_33_P
 - SENS_33_N → SENS_33_N
 - SENS_25_P → SENS_25_P
 - SENS_25_N → SENS_25_N
 - SENS_18_P → SENS_18_P
 - SENS_18_N → SENS_18_N
 - SENS_10_P → SENS_10_P
 - SENS_10_N → SENS_10_N
 - SENS_120x_P → SENS_120x_P
 - SENS_120x_N → SENS_120x_N
 - SENS_120b_P → SENS_120b_P
 - SENS_120b_N → SENS_120b_N
- POWER GOOD**
- PG_VCCA3.3V → PG_VCCA3.3V
 - PG_AVCC3.3V → PG_AVCC3.3V
 - PG_DVDDL1.2V → PG_DVDDL1.2V
 - PG_SW+2V → PG_SW+2V
 - PG_SW+4V → PG_SW+4V
 - PWRGOOD → PG_FPGA
 - PG_SW+8V → PG_SW+8
 - PG_SW-8V → PG_SW-8
 - PG-L-7v → PG_L-7v
 - PG+7 → PG_L+7v

LT3045-1 Configs:

+7V:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 70k$
 $V_{set} = 70k * 100\mu A = 7.0V$
PGFB:
 $V_{set} = 7.0V; R_{PG2} = 100k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG1} = R_{PG2} / (V_{set} / 0.3V - 1)$
 $100k / (7V / 0.3V - 1) = 4.47k < 4.7k$

-7V:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 70k$
 $V_{set} = 70k * 100\mu A = 7.0V$
PGFB:
 $V_{set} = 7.0V; R_{PG2} = 100k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG1} = R_{PG2} / (V_{set} / 0.3V - 1)$
 $100k / (7V / 0.3V - 1) = 4.47k < 4.7k$

LT3045-1 Configs:


+7V:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 70k$
 $V_{set} = 70k * 100\mu A = 7.0V$
PGFB:
 $V_{set} = 7.0V; R_{PG2} = 100k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG1} = R_{PG2} / (V_{set} / 0.3V - 1)$
 $100k / (7V / 0.3V - 1) = 4.47k < 4.7k$

-7V:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 70k$
 $V_{set} = 70k * 100\mu A = 7.0V$
PGFB:
 $V_{set} = 7.0V; R_{PG2} = 100k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG1} = R_{PG2} / (V_{set} / 0.3V - 1)$
 $100k / (7V / 0.3V - 1) = 4.47k < 4.7k$

Project	LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title	Bipolar Analog Supply			
Size:	B	DCC D2200368	Rev: 2	
Date:	7/3/2024	Time: 11:58:11 AM	Sheet: 6 of 17	DrawnBy: M. Pirello, D. Sigg
File:	LD32_Bipolar1.SchDoc			



DAC Switcher




- SENSE
- SENS_33_P → SENS_33_P
- SENS_33_N → SENS_33_N
- SENS_25_P → SENS_25_P
- SENS_25_N → SENS_25_N
- SENS_18_P → SENS_18_P
- SENS_18_N → SENS_18_N
- SENS_10_P → SENS_10_P
- SENS_10_N → SENS_10_N
- SENS_120x_P → SENS_120x_P
- SENS_120x_N → SENS_120x_N
- SENS_120b_P → SENS_120b_P
- SENS_120b_N → SENS_120b_N
- SENS_VCCA3.3V → SENS_VCCA3.3V
- SENS_AVCC3.3V → SENS_AVCC3.3V
- SENS_DVDDL1.2V → SENS_DVDDL1.2V
- SENS_AVCC → SENS_AVCC
- SENS_AVTT → SENS_AVTT
- SENS_+7 → SENS_+7
- SENS_-7_N → SENS_-7_N
- SENS_-7_P → SENS_-7_P

- POWER GOOD**
- PG_VCCAL3.3V → PG_VCCAL3.3V
 - PG_AVCCCL3.3V → PG_AVCCCL3.3V
 - PG_DVDDL1.2V → PG_DVDDL1.2V
 - PG_SW+2V → PG_SW+2V
 - PG_SW+4V → PG_SW+4V
 - PWRGOOD → PG_FPGA
 - PG_SW+8V → PG_SW+8
 - PG_SW-8V → PG_SW-8
 - PG-7 → PG_L-7v
 - PG+7 → PG_L+7v


Front End Power +/- 7V
 QC per channel 5.5mA * 64 = 352mA so single supplies are sufficient
 DVDD 1.2V 128 * 4 = 512mA > 500mA so two supplies
 VCCA 3.3V one supply
 AVDD 1.8V one supply
 AVCC_R 3.3V 90*4 = 360mA one supply
 AVCC_L 3.3V 90*4 = 360mA one supply
 VDD_R, VDD_L 3.3V per DAC * 4 = 512mA > 500mA is two supplies

Project	LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	Dual Analog Supply		
Size	B	DCC D2200368	Rev: 2
Date:	7/3/2024	Time: 11:58:12 AM	Sheet: 7 of 17
File:	LD32_Bipolar2.SchDoc		DrawnBy: M. Pirello, D. Sigg






FPGA Decoupling Caps



Artix 7 Voltage Specs
 For -3, -2, -1LE, -1, -1Q, -1M devices
 VCCINT = 1.0V
 VCCAUX = 1.80V
 VCCBRAM = 1.0V
 VCCO = 1.14V - 3.465V (3.3V)
 VIN = -0.2V - 3.465V
 VCCBAT = 1.0V - 1.89V
 VCCADC = 1.8V
 VREFP = 1.25V
 VREFN = 0V
 VMGTAVCC = 1.0V
 VMGTAVTT = 1.2V


LVDS DC Specification
 VCCO = 2.5
 VOH = 1.675V
 VOL = 0.7V





VDD is 1.8V for this design

JTAG and SPI Flash


















Project	LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	JTAG & SPI Flash		
Size:	B	DCC D2200368	Rev: 2
Date:	7/3/2024	Time: 11:58:12 AM	Sheet: 9 of 17
File:	LD32_FLASH.SchDoc		DrawnBy: M. Pirello, D. Sigg





INA210 configuration
 $V_{CC} = V_{CC2} = 3.3V$
 $V_{out} = (I \times 10m\Omega) \times 200$
 $I = V_{out} / (200 \times 10m\Omega)$
 12.5mOhm sense R
 2A range
 Gain 200 V/V




Project	LIGO DAC 32	LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	XADC	
Size	B DCC D2200368	Rev: 2
Date:	7/3/2024	Time: 11:58:13 AM
File:	LD32_XADC.SchDoc	Sheet: 10 of 17
		DrawnBy: M. Pirello, D. Sigg







Multiple DAC's COM Distro



3.0V COM Reference




Parts Checked for = Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title DAC Top			
Size: B	DCC D2200368	Rev: 2	
Date: 7/3/2024	Time: 11:58:13 AM	Sheet: 12 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_Analog.SchDoc			





DAC Overview




Project LIGO DAC 32		<i>LIGO Laboratory</i> <i>California Institute of Technology</i> <i>Massachusetts Institute of Technology</i> <i>National Science Foundation</i>	
Sheet Title DAC Overview			
Size: B	DCC D2200368	Rev: 2	
Date: 7/3/2024	Time: 11:58:13 AM	Sheet: 13 of 17	DrawnBy: <i>M. Pirello, D. Sigg</i>
File: LD32_Outputs.SchDoc			







DAC Inputs




Main Clock



DAC Outputs



Core Power



Clock lines and reset could be shared in principle.

You also routed more lines than we really need.

- 1 fast clock (LVDS, SN65LVDS104 for FO)
- 1 BCLK
- 1 LRCLK
- 4 D lines
- 2 I2C lines is needed per DAC.

There will be a difference between Artix-7 and Artix Ultrascale with later only supporting 1.8V.

Daniel


Parts Checked for: Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title DAC	DCC D2200368	Rev: 2	
Date: 7/3/2024	Time: 11:58:14 AM	Sheet: 14 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_DAC.SchDoc			





Front End Amplifiers



Parts Checked for: Value and Consistency


Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Front End			
Size: B	DCC D2200368	Rev: 2	
Date: 7/3/2024	Time: 11:58:14 AM	Sheet: 15 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_FrontEnd.SchDoc			









PCIe Power

WM10869-ND



ChassisTimingInterfacePCIe
LD32_PCIE_SchDoc



LT3045-1 Configs:
 AVCC:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 12.1k$
 $V_{set} = 12.1k * 100\mu A = 1.21V$
 PGFB:
 $V_{set} = 1.2V ; R_{PG1} = 50k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG2} = (V_{set} / 0.3V - 1) * 50k$
 $R_{PG2} = (1.2 / 0.3 - 1) * 50k = 150k > 133k$
 AVTT:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 10k$
 $V_{set} = 10k * 100\mu A = 1.0V$
 PGFB:
 $V_{set} = 1.0V ; R_{PG1} = 50k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG2} = (V_{set} / 0.3V - 1) * 50k$
 $R_{PG2} = (1.0 / 0.3 - 1) * 50k = 116k > 100k$

Parts Checked for Value and Consistency
#201 parts need to be hand sorted



- Nominal values used, dimensions in mm
- The mounting holes and keep-out areas around them are only required when the I/O bracket is mounted on the card directly
- Component height rule and clearance rule derived from PCL_Express_CEM_r2.0.pdf, Page 84.
- Stackup is not specified in PCL_Express_CEM_r2.0.pdf, nor implemented in this template.

Project	LIGO DAC 32	LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	PCIe Interface	
Size	B DCC D2200368	Rev: 2
Date:	7/3/2024	Time: 11:58:14 AM
File:	LD32_PCIE_HL_SchDoc	Sheet: 16 of 17
		Drawn By: M. Pirello, D. Sigg





PCIe 4x Slot




Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title PCIe			
Size: B	DCC D2200368	Rev: 2	
Date: 7/3/2024	Time: 11:58:14 AM	Sheet: 17 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_PCIe.SchDoc			



111.15

106.65

178.00



R214
R208
C143
R245
R242

R211
R207
C142
C144
R210
R209