






Diff Outputs to IFO

517-P50E-080P1-RR1EA
P1




DACS

Analog
LD32_Analog.SchDoc




POWER

Power Supplies
LD32_Power.SchDoc




FPGA


FPGA
LD32_FPGA.SchDoc



Input Clock Buffers



Config Switches





Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title DAC Proto Top Sheet	Size: B	DCC D2200368	Rev: 1
Date: 11/10/2022	Time: 12:16:44 PM	Sheet: 1 of 5	DrawnBy: M. Pirello, D. Sigg
File: LD32_TOP.SchDoc			





Power Top Sheet




Project LIGO DAC 32				<i>LIGO</i> Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation		
Sheet Title Power Top						
Size: B	DCC	D2200368	Rev: 1			
Date: 11/10/2022	Time: 12:16:45 PM	Sheet: 1	of 5	DrawnBy: M. Pirello, D. Sigg		
File: LD32_Power.SchDoc						







Control Voltage Monitor




Phase Detector




Vectron VCO




3.0V Reference




Optional LVPECL-LVDS Translator



Project <i>LIGO DAC 32</i>			<div><i>LIGO Laboratory</i> California Institute of Technology Massachusetts Institute of Technology National Science Foundation</div> 
Sheet Title <i>VCO & Phase Detector</i>			
Size: B	DCC D2200368	Rev: 1	
Date: <i>11/10/2022</i>	Time: <i>12:16:48 PM</i>	Sheet: 2 of 12	
File: <i>LD32_PHASE.SchDoc</i>			<i>Drawn By: M. Pirello, D. Sigg</i>



DAC Linear Power Supplies



SENSE

SENSE_33_P
SENSE_33_N
SENSE_25_P
SENSE_25_N
SENSE_18_P
SENSE_18_N
SENSE_10_P
SENSE_10_N
SENSE_120x_P
SENSE_120x_N
SENSE_120b_P
SENSE_120b_N
SENSE_VCCA3.3V
SENSE_AVCC3.3V
SENSE_DVDDL1.2V
SENSE_AVCC
SENSE_AVTT
SENSE_+7
SENSE_-7

LT3045-1 Configs:
VCCA3V3:
Vset = Iset * Rset = 100uA * Rset
Rs = 33k
Vset = 33k * 100uA = 3.3V
PGFB:
Vset = 3.3V ; RGP2 = 100k
Vset = 0.3 * (1 + RGP2 / RGP1)
RGP1 = RGP2 / (Vset / 0.3V - 1)
100k / (3.3V / 0.3V - 1) = 10k < 11k
AVCC3V3:
Vset = Iset * Rset = 100uA * Rset
Rs = 33k
Vset = 33k * 100uA = 3.3V
PGFB:
Vset = 3.3V ; RGP2 = 100k
Vset = 0.3 * (1 + RGP2 / RGP1)
RGP1 = RGP2 / (Vset / 0.3V - 1)
100k / (3.3V / 0.3V - 1) = 10k < 11k

LT3045-1 Configs:
DVDDL1V2:
Vset = Iset * Rset = 100uA * Rset
Rs = 12.1k
Vset = 12.1k * 100uA = 1.21V
PGFB:
Vset = 1.2V ; RGP1 = 50k
Vset = 0.3 * (1 + RGP2 / RGP1)
RGP2 = (Vset / 0.3V - 1) * 50k
RGP2 = (1.2 / 0.3 - 1) * 50k = 150k > 133k

POWER GOOD


PG_VCCA3.3V
PG_AVCC3.3V
PG_DVDDL1.2V
PG_SW+2V
PG_SW+4V
PWRGOOD
PG_SW+8V
PG_SW-8V
PG-7
PG+7

Project	LIGO DAC 32	LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	Linear Supplies	
Size: B	DCC D2200368	Rev: 1
Date: 11/10/2022	Time: 12:16:49 PM	Sheet: 2 of 19
File: LD32_Linear1.SchDoc	DrawnBy: M. Pirello, D. Sigg	






DAC Switcher





Front End Power +/- 7V
 QC per channel $5.5\text{mA} * 64 = 352\text{mA}$ so single supplies are sufficient
 DVDD $1.2\text{V} 128 * 4 = 512\text{mA} > 500\text{mA}$ so two supplies
 VCCA 3.3V one supply
 AVDD 1.8V one supply
 AVCC_R $3.3\text{V} 90 * 4 = 360\text{mA}$ one supply
 AVCC_L $3.3\text{V} 90 * 4 = 360\text{mA}$ one supply
 VDD_R, VDD_L $3.3\text{V} 128 \text{ per DAC} * 4 = 512\text{mA} > 500\text{mA}$ is two supplies

Project <i>LIGO DAC 32</i>			
Sheet Title <i>Dual Analog Supply</i>			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:16:51 PM	Sheet: 2 of 19	
File: LD32_Bipolar2.SchDoc			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation Drawn By: M. Pirello, D. Sigg



VDD is 1.8V for this design



Project <i>LIGO DAC 32</i>			<i>LIGO Laboratory</i> California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title <i>JTAG & SPI Flash</i>				
Size: B	DCC D2200368	Rev: 1		
Date: 11/10/2022	Time: 12:16:53 PM	Sheet: 3 of 12		
File: LD32_FLASH.SchDoc			Drawn By: M. Pirello, D. Sieg	

BCLK-1	DAC1, BCLCK	BCLK-3	DAC3, BCLCK
LRK-1	DAC1, LRK	LRK-3	DAC3, LRK
D0	DAC1, D0	D0-3	DAC3, D0
D1	DAC1, D1	DAC3, D1	
D2	DAC1, D2	DAC3, D2	
D3	DAC1, D3	DAC3, D3	
D5	DAC1, D5	DAC3, D5	
DCLCK-P	DAC1, DCLCK-P	DAC3, DCLCK-P	
DCLCK-N	DAC1, DCLCK-N	DAC3, DCLCK-N	
GPIPO-1		GPIPO-3	
GPIPO-1		GPIPO-3	
SDA-1	DAC1, SDA	SDA-3	DAC3, SDA
RSI-1	DAC1, RSI	DAC3, RSI	
RSI-1	DAC1, RSI	RSI-3	DAC3, RSI

BCLK 3	DAC3_BCLK
LRCK 3	DAC3_LRCK
D0 3	DAC3_D0
D1 3	DAC3_D1
D2 3	DAC3_D2
D3 3	DAC3_D3
DCLK P 3	DAC3_DCLK_P
DCLK N 3	DAC3_DCLK_N
GPI03 3	
GPI04 3	
SDA 3	DAC3_SDA
SCL 3	DAC3_SCL
RST 3	DAC3_RST

BCL2_L1	DAC2_D1CK_L	BCL2_L4	DAC4_D1CK_L
LIR3_L3	DAC2_D1CK_L	LIR3_L4	DAC4_D1CK_L
D1	DAC2_D10	D1	DAC4_D10
D1_2	DAC2_D10	D1_2	DAC4_D10
D1_3	DAC2_D10	D1_3	DAC4_D10
D1_4	DAC2_D10	D1_4	DAC4_D10
D1_5	DAC2_D10	D1_5	DAC4_D10
D1CK_L_P	DAC2_D1CK_P	D1CK_L_P	DAC4_D1CK_P
D1CK_L_N	DAC2_D1CK_N	D1CK_L_N	DAC4_D1CK_N
GPR30_2		GPR30_4	
GPR30_2		GPR30_4	
SIDA_2	DAC2_S41	SIDA_4	DAC4_SDA
S41	DAC2_S41	S41	DAC4_S41
RST_2	DAC2_RST	RST_4	DAC4_RST

BCLK 4	DAC4 BCLK
LRCK 4	DAC4 LRCK
D0 4	DAC4 D0
D1 4	DAC4 D1
D2 4	DAC4 D2
D3 4	DAC4 D3
DCLK P 4	DAC4 DCLK P
DCLK N 4	DAC4 DCLK N
GPI03 4	
GPI04 4	
SDA 4	DAC4 SDA
SCL 4	DAC4 SCL
RST 4	DAC4 RST









XADCMUX[3..0] XADCMUX[3..0]


SW[8..1] → SW[8..1]


OSPI_D00	OSPI_D00		
OSPI_D01	OSPI_D01		
OSPI_D02	OSPI_D02		
OSPI_D03	OSPI_D03		
OSPI_CS	OSPI_CS	CLKO_P	CLKO_P
EMCLK_EN	EMCLK_EN	CLKO_N	CLKO_N
OSPI_EMCLK	OSPI_EMCLK	CLKE_P	CLKE_P
OSPI_EMCLK	OSPI_EMCLK	CLKE_N	CLKE_N
PUDC_B	PUDC_B	TRIG_P	TRIG_P
		TRIG_N	TRIG_N

Figure 1: Block diagram of the PSoC 4000-010. The diagram shows a central PSoC 4000-010 chip with various pins and internal components. The pins are labeled: PCIE_RX3_N, PCIE_RX3_P, PCIE_RX2_N, PCIE_RX2_P, PCIE_RX1_N, PCIE_RX1_P, PCIE_RX0_N, PCIE_RX0_P, PCIE_TX3_N, PCIE_TX3_P, PCIE_TX2_N, PCIE_TX2_P, PCIE_TX1_N, PCIE_TX1_P, PCIE_TX0_N, PCIE_TX0_P, PCIE_CLK_N, PCIE_CLK_P, PCIE_PERST, PCIE_PWRGD, PG[9:0], LED_PG, LED_A, LED_B, LED_C, LED_D. The chip is connected to a 3.3V supply and a GND. The internal components include a PSoC 4000-010 core, a PSoC 4000-010 peripheral, and a PSoC 4000-010 peripheral.

ACNV	ACNV
AIN	AIN







Project <i>LIGO DAC 32</i>				
Sheet Title <i>DAC Top</i>				
Size: B	DCC D2200368	Rev: 1		
Date: 11/10/2022	Time: 12:16:56 PM	Sheet: 9 of 19	DrawnBy: M. Pirello, D. Sieg	
File: LD32_Analog_SchDoc				




DAC Overview




Project <i>LIGO DAC 32</i>				<i>LIGO</i> Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation		
Sheet Title <i>DAC Overview</i>						
Size: <i>B</i>	DCC	D2200368	Rev: <i>1</i>			
Date: <i>11/10/2022</i>	Time: <i>12:16:56 PM</i>		Sheet: <i>9</i>	of <i>19</i>	<i>Drawn By: M. Pirello, D. Sigg</i>	
File: <i>LD32_Outputs.SchDoc</i>						




DAC Overview




Project <i>LIGO DAC 32</i>				<i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>	
Sheet Title <i>DAC Overview</i>					
Size: B	DCC D2200368	Rev: 1			
Date: 11/10/2022	Time: 12:16:57 PM	Sheet: 9 of 19	DrawnBy: <i>M. Pirello, D. Sigg</i>		
File: LD32_Outputs.SchDoc					




DAC Overview




Project LIGO DAC 32				<i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>		
Sheet Title DAC Overview						
Size: B	DCC	D2200368	Rev: 1			
Date: 11/10/2022	Time: 12:16:57 PM		Sheet: 9 of 19	DrawnBy: <i>M. Pirello, D. Sigg</i>		
File: LD32_Outputs.SchDoc						



DAC Overview










Project <i>LIGO DAC 32</i>				<i>LIGO Laboratory</i> <i>California Institute of Technology</i> <i>Massachusetts Institute of Technology</i> <i>National Science Foundation</i>		
Sheet Title <i>DAC Overview</i>						
Size: <i>B</i>	DCC	D2200368	Rev: 1			
Date: <i>11/10/2022</i>	Time: <i>12:16:58 PM</i>		Sheet: 9 of 19	DrawnBy: <i>M. Pirello, D. Sigg</i>		
File: <i>LD32_Outputs.SchDoc</i>						



INA210 configuration
 $V_{CC} = V_{CC2} = 3.3V$
 $V_{out} = (I \times 10m\Omega) \times 200$
 $I = V_{out} / (200 \times 10m\Omega)$

12.5mOhm sense R
2A range
Gain 200 V/V




Project	LIGO DAC 32	LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	XADC	
Size: B	DCC D2200368	Rev: 1
Date: 11/10/2022	Time: 12:16:59 PM	Sheet: 10 of 12
File: LD32_XADC.SchDoc		Drawn By: M. Pirello, D. Sigg






DAC Inputs



Core Power



Clock lines and reset could be shared in principle.

You also routed more lines than we really need.

1 fast clock (LVDS, SN65LVDS104 for FO)

1 BCLK

1 LRCLK

4 D lines

2 I2C lines


is needed per DAC.

There will be a difference between Artix-7 and Artix Ultrascale with later only supporting 1.8V.


Daniel


Parts Checked For Value and Consistency

Main Clock



DAC Outputs




Project <i>LIGO DAC 32</i>			<div><p><i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i></p></div>
Sheet Title <i>DAC</i>			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:01 PM	Sheet: 10 of 19	
File: LD32_DAC.SchDoc		DrawnBy: <i>M. Pirello, D. Sigg</i>	


LIGO Laboratory
California Institute of Technology
Massachusetts Institute of Technology
National Science Foundation



DAC Inputs



Core Power



Clock lines and reset could be shared in principle.

You also routed more lines than we really need.

1 fast clock (LVDS, SN65LVDS104 for FO)

1 BCLK

1 LRCLK

4 D lines

2 I2C lines


is needed per DAC.

There will be a difference between Artix-7 and Artix Ultrascale with later only supporting 1.8V.


Daniel


Parts Checked For Value and Consistency

Main Clock




DAC Outputs




Project <i>LIGO DAC 32</i>				 <i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>
Sheet Title <i>DAC</i>				
Size: B	DCC	D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:02 PM		Sheet: 10 of 19	
File: LD32_DAC.SchDoc	Drawn By: M. Pirello, D. Sigg			


Main Clock



DAC Outputs



Core Power



Clock lines and reset could be shared in principle.

You also routed more lines than we really need.

1 fast clock (LVDS, SN65LVDS104 for FO)

1 LRCLK

4 D lines
2 I2C lines

is needed per DAC.

There will be a difference in potential supporting 1.8V

Daniel

Project *LIGO DAC 32*Sheet Title *DAC*

Size: B	DCC D2200368
----------------	-----------------


Date: 11/10/2022 Time: 12:17:02 PM

5

LIGO Laboratory
California Institute of Technology
Massachusetts Institute of Technology
National Science Foundation



Parts Checked for Value and Consistency




ChassisTimingInterfacePCIE
LD32_PCIE SchDoc

- Nominal values used, dimensions in mm
- The mounting holes and keep-out areas around them are only required when the I/O bracket is mounted on the card directly
- Component height rule and clearance rule derived from PCI_Express_CEM_r2.0.pdf, Page 84.
- Stackup is not specified in PCI_Express_CEM_r2.0.pdf, nor implemented in this template.

PCIe Power

WM10869-ND



PCIExpress_X4_POWER

3.3Vaux

+3.3V

+12V

GND

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V

EXT12V



EXT12V

EXT12V

EXT12V

EXT12V

EXT12V



LT3045-1 Configs:
AVCC:
Vset = Iset * Rset = 100uA * Rset
Rs = 12.1k
Vset = 12.1k * 100uA = 1.21V
PGFB:
Vset = 1.2V ; RPG1 = 50k
Vset = 0.3*(1+RPG2/RPG1)
RPG2 = (Vset/0.3V-1)*50k
RPG2 = (1.2/0.3-1)*50k = 150k > 133k
AVTT:
Vset = Iset * Rset = 100uA * Rset
Rs = 10k
Vset = 10k * 100uA = 1.0V
PGFB:
Vset = 1.0V ; RPG1 = 50k
Vset = 0.3*(1+RPG2/RPG1)
RPG2 = (Vset/0.3V-1)*50k
RPG2 = (1.0/0.3-1)*50k = 116k > 100k


Parts Checked for Value and Consistency
2201 parts need to be hand sorted

Project	LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	PCIe Interface		
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:03 PM	Sheet: 11 of 12	DrawnBy: M. Pirello, D. Sigg
File: LD32_PCIE_HL.SchDoc			






Front End Amplifiers




Parts Checked For Value and Consistency


Project <i>LIGO DAC 32</i>			<div>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</div> 
Sheet Title <i>Front End</i>			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:04 PM	Sheet: 11 of 19	
File: LD32_FrontEnd.SchDoc		DrawnBy: <i>M.Pirello, D.Sigg</i>	



Front End Amplifiers




Parts Checked For Value and Consistency

Project <i>LIGO DAC 32</i>			<i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>	
Sheet Title <i>Front End</i>				
Size: B	DCC D2200368	Rev: 1		
Date: <u>11/10/2022</u>	Time: <u>12:17:04 PM</u>	Sheet: <u>11 of 19</u>	Drawn By: <u>M. Pirello, D. Sigg</u>	
File: <u>LD32_FrontEnd.SchDoc</u>				



Front End Amplifiers




Parts Checked For Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Front End			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:04 PM	Sheet: 11 of 19	Drawn By: M. Pirello, D. Sigg
File: LD32_FrontEnd.SchDoc			






Front End Amplifiers




Parts Checked For Value and Consistency

Project <i>LIGO DAC 32</i>			<i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>	
Sheet Title <i>Front End</i>				
Size: B	DCC D2200368	Rev: 1		
Date: <u>11/10/2022</u>	Time: <u>12:17:05 PM</u>	Sheet: <u>11 of 19</u>	<u>Drawn By: M. Pirello, D. Sigg</u>	
File: <u>LD32_FrontEnd.SchDoc</u>				



Front End Amplifiers




Parts Checked For Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Front End			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:05 PM	Sheet: 11 of 19	Drawn By: M. Pirello, D. Sigg
File: LD32_FrontEnd.SchDoc			





Front End Amplifiers




Parts Checked For Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Front End			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:06 PM	Sheet: 11 of 19	Drawn By: M. Pirello, D. Sigg
File: LD32_FrontEnd.SchDoc			





Front End Amplifiers




Parts Checked For Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Front End			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:06 PM	Sheet: 11 of 19	Drawn By: M. Pirello, D. Sigg
File: LD32_FrontEnd.SchDoc			





Front End Amplifiers




Parts Checked For Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Front End			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:06 PM	Sheet: 11 of 19	Drawn By: M. Pirello, D. Sigg
File: LD32_FrontEnd.SchDoc			





Front End Amplifiers




Parts Checked For Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Front End			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:07 PM	Sheet: 11 of 19	Drawn By: M. Pirello, D. Sigg
File: LD32_FrontEnd.SchDoc			






Front End Amplifiers




Parts Checked For Value and Consistency

Project <i>LIGO DAC 32</i>			<i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>	
Sheet Title <i>Front End</i>				
Size: B	DCC D2200368	Rev: 1		
Date: <u>11/10/2022</u>	Time: <u>12:17:07 PM</u>	Sheet: <u>11 of 19</u>	DrawnBy: <u>M. Pirello, D. Sigg</u>	
File: <u>LD32_FrontEnd.SchDoc</u>				






Front End Amplifiers




Parts Checked For Value and Consistency

Project <i>LIGO DAC 32</i>			<i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>	
Sheet Title <i>Front End</i>				
Size: B	DCC D2200368	Rev: 1		
Date: <u>11/10/2022</u>	Time: <u>12:17:07 PM</u>	Sheet: <u>11 of 19</u>	<i>Drawn By: M. Pirello, D. Sigg</i>	
File: <u>LD32_FrontEnd.SchDoc</u>				



Front End Amplifiers




Parts Checked For Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Front End			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:08 PM	Sheet: 11 of 19	Drawn By: M. Pirello, D. Sigg
File: LD32_FrontEnd.SchDoc			





Front End Amplifiers




Parts Checked For Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Front End			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:08 PM	Sheet: 11 of 19	Drawn By: M. Pirello, D. Sigg
File: LD32_FrontEnd.SchDoc			





Front End Amplifiers




Parts Checked For Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Front End			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:08 PM	Sheet: 11 of 19	Drawn By: M. Pirello, D. Sigg
File: LD32_FrontEnd.SchDoc			





Front End Amplifiers




Parts Checked For Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Front End			
Size: B	DCC D2200368	Rev: 1	
Date: 11/10/2022	Time: 12:17:09 PM	Sheet: 11 of 19	Drawn By: M. Pirello, D. Sigg
File: LD32_FrontEnd.SchDoc			






Front End Amplifiers



Parts Checked For Value and Consistency

Project <i>LIGO DAC 32</i>			<i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>		
Sheet Title <i>Front End</i>					
Size: B	DCC D2200368	Rev: 1			
Date: 11/10/2022	Time: 12:17:09 PM	Sheet: 11 of 19	DrawnBy: <i>M.Pirello, D.Sigg</i>		
File: LD32_FrontEnd.SchDoc					



PCIe 4x Slot

