




Diff Outputs to IFO

517-P50E-080P1-RR1EA




DACS

Analog LD32_Analog.SchDoc




POWER

Power Supplies LD32_Power.SchDoc




FPGA


FPGA LD32_FPGA.SchDoc



Input Clock Buffers




Config Switches




Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title DAC Proto Top Sheet			
Size: B	DCC D2200368	Rev: 1	
Date: 2/8/2024	Time: 1:46:36 PM	Sheet: 1 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_TOP.SchDoc			







Control Voltage Monitor



Phase Detector




Vectron VCO




Should VREF-PH be improved?
 VREF-PH output / decoupling caps:
 1.0uF X7R 0603
 2x 100nF X7R 0402
 OP284FS noise
 We are using +7V analog to power this section, might want to consider filtering this power to prevent clock noise from contaminating the +7 analog rail.

3.0V Reference





Optional LVPECL-LVDS Translator

Project LIGO DAC 32			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title VCO & Phase Detector			
Size: B	DCC D2200368	Rev: 1	
Date: 2/8/2024	Time: 1:46:37 PM	Sheet: 2 of 17	
File: LD32_PHASE.SchDoc			



Power Top Sheet



Project LIGO DAC 32			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Power Top				
Size: B	DCC D2200368	Rev: 1		
Date: 2/8/2024	Time: 1:46:37 PM	Sheet: 3 of 17		
File: LD32_Power.SchDoc				
DrawnBy: M. Pirello, D. Sigg				






Switched FPGA Power

ADP505x Configs
 FB1 - 1.8V 12.7k, 10k, 4.7uH
 FB2 - 1.0V 10k, 40k, 3.3uH
 FB3 - 2.5V 21.5k, 10k, 2.2uH
 FB4 - 3.3V 31.6k, 10k, 2.2uH
 FB5 - 1.8V 5k, 1.91k

Legend
 VCC = 3.3V (digital voltage)
 VDD = 1.8V (digital voltage)
 VCCINT = 0.95V (fpga internal)
 VCCAUX = 1.8V (fpga internal)
 VCCADC = 1.8V (ADC ref voltage)
 AVCC1V8


Power Up Config
 1st - VCC1V0
 2nd - VCC1V8
 3rd - VCC3V3
 4th & 5th VCC2V5 & AVCC1V8



VCC Bridge



VDD Bridge




Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title FPGA Supply			
Size: B	DCC D2200368	Rev: 1	
Date: 2/8/2024	Time: 1:46:37 PM	Sheet: 4 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_PowerFPGA.SchDoc			





Front End Power +/- 8V



- SENSE**
- SENS_33_P → SENS_33_P
 - SENS_33_N → SENS_33_N
 - SENS_25_P → SENS_25_P
 - SENS_25_N → SENS_25_N
 - SENS_18_P → SENS_18_P
 - SENS_18_N → SENS_18_N
 - SENS_10_P → SENS_10_P
 - SENS_10_N → SENS_10_N
 - SENS_120x_P → SENS_120x_P
 - SENS_120x_N → SENS_120x_N
 - SENS_120b_P → SENS_120b_P
 - SENS_120b_N → SENS_120b_N
 - SENS_VCCA3.3V → SENS_VCCA3.3V
 - SENS_AVCC3.3V → SENS_AVCC3.3V
 - SENS_DVDDL1.2V → SENS_DVDDL1.2V
 - SENS_AVCC → SENS_AVCC
 - SENS_AVTT → SENS_AVTT
 - SENS_+7 → SENS_+7
 - SENS_-7 → SENS_-7

- POWER GOOD**
- PG_VCCAL3.3V → PG_VCCAL3.3V
 - PG_AVCCCL3.3V → PG_AVCCCL3.3V
 - PG_DVDDL1.2V → PG_DVDDL1.2V
 - PG_SW+2V → PG_SW+2V
 - PG_SW+4V → PG_SW+4V
 - PG_SW+8V → PG_SW+8V
 - PG_SW-8V → PG_SW-8V
 - PG-7 → PG_L-7v
 - PG+7 → PG_L+7v

LT3045-1 Configs:
 +7V:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 70k$
 $V_{set} = 70k * 100\mu A = 7.0V$
 PGFB:
 $V_{set} = 7.0V ; R_{PG2} = 100k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG1} = R_{PG2} / (V_{set} / 0.3V - 1)$
 $100k / (7V / 0.3V - 1) = 4.47k < 4.7k$

LT3045-1 Configs:
 +7V:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 70k$
 $V_{set} = 70k * 100\mu A = 7.0V$
 PGFB:
 $V_{set} = 7.0V ; R_{PG2} = 100k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG1} = R_{PG2} / (V_{set} / 0.3V - 1)$
 $100k / (7V / 0.3V - 1) = 4.47k < 4.7k$

-7V:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 70k$
 $V_{set} = 70k * 100\mu A = 7.0V$
 PGFB:
 $V_{set} = 7.0V ; R_{PG2} = 100k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG1} = R_{PG2} / (V_{set} / 0.3V - 1)$
 $100k / (7V / 0.3V - 1) = 4.47k < 4.7k$


-7V:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 70k$
 $V_{set} = 70k * 100\mu A = 7.0V$
 PGFB:
 $V_{set} = 7.0V ; R_{PG2} = 100k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG1} = R_{PG2} / (V_{set} / 0.3V - 1)$
 $100k / (7V / 0.3V - 1) = 4.47k < 4.7k$

Low Noise +7V


Low Noise -7V

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Bipolar Analog Supply			
Size: B	DCC D2200368	Rev: 1	
Date: 2/8/2024	Time: 1:46:37 PM	Sheet: 5 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_Bipolar1.SchDoc			





DAC Switcher



- SENS_33_P → SENS_33_P
- SENS_33_N → SENS_33_N
- SENS_25_P → SENS_25_P
- SENS_25_N → SENS_25_N
- SENS_18_P → SENS_18_P
- SENS_18_N → SENS_18_N
- SENS_10_P → SENS_10_P
- SENS_10_N → SENS_10_N
- SENS_120x_P → SENS_120x_P
- SENS_120x_N → SENS_120x_N
- SENS_120b_P → SENS_120b_P
- SENS_120b_N → SENS_120b_N
- SENS_VCCA3.3V → SENS_VCCA3.3V
- SENS_AVCC3.3V → SENS_AVCC3.3V
- SENS_DVDDL1.2V → SENS_DVDDL1.2V
- SENS_AVCC → SENS_AVCC
- SENS_AVTT → SENS_AVTT
- SENS_+7 → SENS_+7
- SENS_-7 → SENS_-7

- PG_VCCAL3.3V → PG_VCCAL3.3V
- PG_AVCCCL3.3V → PG_AVCCCL3.3V
- PG_DVDDL1.2V → PG_DVDDL1.2V
- PG_SW+2V → PG_SW+2V
- PG_SW+4V → PG_SW+4V
- PWRGOOD → PG_FPGA
- PG_SW+8V → PG_SW+8
- PG_SW-8V → PG_SW-8
- PG-7 → PG_L-7v
- PG+7 → PG_L+7v


Front End Power +/- 7V
 QC per channel 5.5mA * 64 = 352mA so single supplies are sufficient
 DVDD 1.2V 128 * 4 = 512mA > 500mA so two supplies
 VCCA 3.3V one supply
 AVDD 1.8V one supply
 AVCC_R 3.3V 90*4 = 360mA one supply
 AVCC_L 3.3V 90*4 = 360mA one supply
 VDD_R, VDD_L 3.3V 128 per DAC * 4 = 512mA > 500mA is two supplies

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Dual Analog Supply			
Size: B	DCC D2200368	Rev: 1	
Date: 2/8/2024	Time: 1:46:37 PM	Sheet: 6 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_Bipolar2.SchDoc			





DAC Linear Power Supplies



- SENSE**
- SENS_33_P → SENS_33_P
 - SENS_33_N → SENS_33_N
 - SENS_25_P → SENS_25_P
 - SENS_25_N → SENS_25_N
 - SENS_18_P → SENS_18_P
 - SENS_18_N → SENS_18_N
 - SENS_10_P → SENS_10_P
 - SENS_10_N → SENS_10_N
 - SENS_120x_P → SENS_120x_P
 - SENS_120x_N → SENS_120x_N
 - SENS_120b_P → SENS_120b_P
 - SENS_120b_N → SENS_120b_N
 - SENS_VCCA3.3V → SENS_VCCA3.3V
 - SENS_AVCC3.3V → SENS_AVCC3.3V
 - SENS_DVDD1.2V → SENS_DVDD1.2V
 - SENS_AVCC → SENS_AVCC
 - SENS_AVTT → SENS_AVTT
 - SENS_+7 → SENS_+7
 - SENS_-7 → SENS_-7

LT3045-1 Configs:
VCCA3V3
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 33k$
 $V_{set} = 33k * 100\mu A = 3.3V$
PGFB:
 $V_{set} = 3.3V ; R_{PG2} = 100k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG1} = R_{PG2} / (V_{set} / 0.3V - 1)$
 $100k / (3.3V / 0.3V - 1) = 10k < 11k$


AVCC3V3:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 33k$
 $V_{set} = 33k * 100\mu A = 3.3V$
PGFB:
 $V_{set} = 3.3V ; R_{PG2} = 100k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG1} = R_{PG2} / (V_{set} / 0.3V - 1)$
 $100k / (3.3V / 0.3V - 1) = 10k < 11k$

LT3045-1 Configs:
DVDD1V2:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 12.1k$
 $V_{set} = 12.1k * 100\mu A = 1.21V$
PGFB:
 $V_{set} = 1.2V ; R_{PG1} = 50k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG2} = (V_{set} / 0.3V - 1) * 50k$
 $R_{PG2} = (1.2 / 0.3 - 1) * 50k = 150k > 133k$


- POWER GOOD**
- PG_VCCAL3.3V → PG_VCCAL3.3V
 - PG_AVCCCL3.3V → PG_AVCCCL3.3V
 - PG_DVDDL1.2V → PG_DVDDL1.2V
 - PG_SW+2V → PG_SW+2V
 - PG_SW+4V → PG_SW+4V
 - PWRGOOD → PG_SW+4V
 - PG_SW+8V → PG_SW+8V
 - PG_SW-8V → PG_SW-8V
 - PG-7 → PG_L-7v
 - PG+7 → PG_L+7v

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Linear Supplies			
Size: B	DCC D2200368	Rev: 1	
Date: 2/8/2024	Time: 1:46:37 PM	Sheet: 7 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_Linear1.SchDoc			








FPGA Decoupling Caps



Artix 7 Voltage Specs
 For -3, -2, -1LE, -1, -1Q, -1M devices
 VCCINT = 1.0V
 VCCAUX = 1.80V
 VCCBRAM = 1.0V
 VCCO = 1.14V - 3.465V (3.3V)
 VIN = -0.2V - 3.465V
 VCCBAT = 1.0V - 1.89V
 VCCADC = 1.8V
 VREFP = 1.25V
 VREFN = 0V
 VMGTAVCC = 1.0V
 VMGTAVTT = 1.2V


LVDS DC Specification
 VCCO = 2.5
 VOH = 1.675V
 VOL = 0.7V





VDD is 1.8V for this design

JTAG and SPI Flash





Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title JTAG & SPI Flash			
Size: B	DCC D2200368	Rev: 1	
Date: 2/8/2024	Time: 1:46:37 PM	Sheet: 9 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_FLASH.SchDoc			






Multiple DAC's COM Distro




3.0V COM Reference




Parts Checked for =Value and Consistency

Project LIGO DAC 32			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title DAC Top			
Size: B	DCC D2200368	Rev: 1	
Date: 2/8/2024	Time: 1:46:38 PM	Sheet: 12 of 17	
File: LD32_Analog.SchDoc			






DAC Overview




Project LIGO DAC 32			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title DAC Overview			
Size: B	DCC D2200368	Rev: 1	LIGO
Date: 2/8/2024	Time: 1:46:38 PM	Sheet: 13 of 17	
File: LD32_Outputs.SchDoc			







DAC Inputs




Main Clock



DAC Outputs



Core Power



Clock lines and reset could be shared in principle.
 You also routed more lines than we really need.

1 fast clock (LVDS, SN65LVDS104 for FO)
 1 BCLK
 1 LRCLK
 4 D lines
 2 I2C lines
 is needed per DAC.

There will be a difference between Artix-7 and Artix Ultrascale with later only supporting 1.8V.

Daniel


Parts Checked for =Value and Consistency

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title DAC			
Size: B	DCC D2200368	Rev: 1	
Date: 2/8/2024	Time: 1:46:38 PM	Sheet: 14 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_DAC.SchDoc			





Front End Amplifiers



Parts Checked for =Value and Consistency


Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Front End			
Size: B	DCC D2200368	Rev: 1	
Date: 2/8/2024	Time: 1:46:38 PM	Sheet: 15 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_FrontEnd.SchDoc			






PCIe Power

WM10869-ND



ChassisTimingInterfacePCIe
LD32_PCIE.SchDoc



LT3045-1 Configs:
 AVCC:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 12.1k$
 $V_{set} = 12.1k * 100\mu A = 1.21V$
 PGFB:
 $V_{set} = 1.2V ; R_{PG1} = 50k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG2} = (V_{set} / 0.3V - 1) * 50k$
 $R_{PG2} = (1.2 / 0.3 - 1) * 50k = 150k > 133k$
 AVTT:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 10k$
 $V_{set} = 10k * 100\mu A = 1.0V$
 PGFB:
 $V_{set} = 1.0V ; R_{PG1} = 50k$
 $V_{set} = 0.3 * (1 + R_{PG2} / R_{PG1})$
 $R_{PG2} = (V_{set} / 0.3V - 1) * 50k$
 $R_{PG2} = (1.0 / 0.3 - 1) * 50k = 116k > 100k$


- SENSE
- SENS_33_P → SENS_33_P
 - SENS_33_N → SENS_33_N
 - SENS_25_P → SENS_25_P
 - SENS_25_N → SENS_25_N
 - SENS_18_P → SENS_18_P
 - SENS_18_N → SENS_18_N
 - SENS_10_P → SENS_10_P
 - SENS_10_N → SENS_10_N
 - SENS_120x_P → SENS_120x_P
 - SENS_120x_N → SENS_120x_N
 - SENS_120b_P → SENS_120b_P
 - SENS_120b_N → SENS_120b_N
 - SENS_VCCA3.3V → SENS_VCCA3.3V
 - SENS_AVCC3.3V → SENS_AVCC3.3V
 - SENS_DVDD1.2V → SENS_DVDD1.2V
 - SENS_AVCC → SENS_AVCC
 - SENS_AVTT → SENS_AVTT
 - SENS_+7 → SENS_+7
 - SENS_-7 → SENS_-7

- Nominal values used, dimensions in mm
 - The mounting holes and keep-out areas around them are only required when the I/O bracket is mounted on the card directly
 - Component height rule and clearance rule derived from PCI_Express_CEM_r2.0.pdf, Page 84.
 - Stackup is not specified in PCI_Express_CEM_r2.0.pdf, nor implemented in this template.






Parts Checked for =Value and Consistency
 0201 parts need to be hand sorted

Project LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title PCIe Interface			
Size: B	DCC D2200368	Rev: 1	
Date: 2/8/2024	Time: 1:46:38 PM	Sheet: 16 of 17	DrawnBy: M. Pirello, D. Sigg
File: LD32_PCIE_HL.SchDoc			





PCIe 4x Slot



Project LIGO DAC 32			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title PCIe			
Size: B	DCC D2200368	Rev: 1	
Date: 2/8/2024	Time: 1:46:38 PM	Sheet: 17 of 17	
File: LD32_PCIE.SchDoc			