





## Rear DB25



### Legend

VCC = 3.3V (digital votlage)


VDD = 2.5V (digital voltage)

VCCINT = 0.95V (fpga internal)

VCCAUX = 1.8V (fpga internal)


VCCADC = 1.8V (ADC ref voltage)

AVCC1V8

Project <i>PCIe Timing Interface</i>				<i>LIGO Laboratory</i> <i>California Institute of Technology</i> <i>Massachusetts Institute of Technology</i> <i>National Science Foundation</i>	
Sheet Title <i>Timing Interface</i>					
Size: <b>B-C-D</b>	DCC	D2000329	Rev: 3		
Date: 9/2/2025	Time: 3:43:50 PM	Sheet: 1 of 12	DrawnBy: M. Pirello		
File: PCIe Duotone 1.SchDoc					

## Phase Detector


## 5V Reference



Project <b>PCIe Timing Interface</b>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title <b>VCO &amp; Phase Detector</b>	Size: <b>B-C-D</b>	DCC: <b>D2000329</b>	Rev: <b>3</b>
Date: <b>9/2/2025</b>	Time: <b>3:43:51 PM</b>	Sheet: <b>2 of 12</b>	DrawnBy: <b>M. Pirello</b>
File: <b>PCIe_Duotone_2.SchDoc</b>			




## JTAG and SPI Flash



Project <b>PCIE Timing Interface</b>				<i>LIGO Laboratory          California Institute of Technology          Massachusetts Institute of Technology          National Science Foundation</i>
Sheet Title <b>JTAG &amp; SPI Flash</b>				
Size: <b>B-C-D</b>	DCC	D2000329	Rev: <b>3</b>	
Date: 9/2/2025	Time: 3:43:51 PM		Sheet: <b>3</b> of <b>12</b>	
File: <b>PCIE_Duotone_3.SchDoc</b>				<i>DrawnBy: M. Pirello</i>











Legend  
VCC = 3.3V (digital voltage)  
VDD = 2.5V (digital voltage)  
VCCINT = 0.95V (fpga internal)  
VCCAUX = 1.8V (fpga internal)  
VCCAUC = 1.8V (ADC ref voltage)  
AVCC1V8

Project <i>PCIe Timing Interface</i>				 <i>LIGO Laboratory</i> <i>California Institute of Technology</i> <i>Massachusetts Institute of Technology</i> <i>National Science Foundation</i>
Sheet Title <i>Power Supply</i>				
Size: <b>B-C-D</b>	DCC	D2000329	Rev: 3	
Date: 9/2/2025	Time: 3:43:51 PM	Sheet: 4 of 12	DrawnBy: M. Pirello	
File: <i>PCIe_Diagnostic_4_SchDoc</i>				










**Legend**  
VCC = 3.3V (digital voltage)  
VDD = 2.5V (digital voltage)  
VCCINT = 0.95V (fpga internal)  
VCCAUX = 1.8V (fpga internal)  
VCCADC = 1.8V (ADC ref voltage)  
AVCC1V8




Project <b>PCIe Timing Interface</b>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title <b>Duotone</b>	DCC D2000329	Rev: 3	
Size: B-C-D	Date: 9/2/2025	Time: 3:43:51 PM	Sheet: 7 of 12
File: PCIe_Duotone_6.SchDoc	DrawnBy: M. Pirello		







### Legend

VCC = 3.3V (digital votlage)  
VDD = 2.5V (digital voltage)  
VCCINT = 0.95V (fpga internal)  
VCCAUX = 1.8V (fpga internal)  
VCCADC = 1.8V (ADC ref voltage)  
AVCC1V8



P1 (divide-by-8 configuration):  
 1/2 - TTL clock at 0 degree  
 3/4 - TTL clock at 135 degree  
 5/6 - TTL clock at 90 degree  
 7/8 - TTL clock at 45 degree  
 9/10 - RS422 clock at original frequency

P1 (divide-by-4 configuration):  
 1/2 - TTL clock at 0 degree  
 3/4 - TTL clock at 90 degree  
 5/6 - TTL clock at 270 degree  
 7/8 - TTL clock at 180 degree  
 9/10 - RS422 clock at original frequency




Project <i>PCle Timing Interface</i>				<i>LIGO Laboratory          California Institute of Technology          Massachusetts Institute of Technology          National Science Foundation</i>
Sheet Title <i>External Sync</i>				
Size: <b>B-C-D</b>	DCC	D2000329	Rev: 3	
Date: 9/2/2025	Time: 3:43:51 PM	Sheet: 8 of 12	DrawnBy: <i>M. Pirello</i>	
File: <i>PCle_Duotone_7.SchDoc</i>				















## SFP Port



### Legend



VCC = 3.3V (digital votlage)  
VDD = 2.5V (digital voltage)  
VCCINT = 0.95V (fpga internal)  
VCCAUX = 1.8V (fpga internal)  
VCCADC = 1.8V (ADC ref voltage)  
AVCC1V8

Project <i>PCIe Timing Interface</i>				
Sheet Title <i>SFP</i>				
Size: <i>B-C-D</i>	DCC <i>D2000329</i>	Rev: <i>3</i>		
Date: <i>9/2/2025</i>	Time: <i>3:43:51 PM</i>	Sheet: <i>9</i> of <i>12</i>	DrawnBy: <i>M. Pirello</i>	
File: <i>PCIe_Duotone_SFP.SchDoc</i>				



Fix C150 - it is wrong in descriptoin so it fails in BOM manager. Reduce to 100pF 0201. Remove C23 entirely.

Replace Flipflops and Inverters with TSSOP versions. Replace U47 with the 5V version, description is wrong.



Legend

VCC = 3.3V (digital votlage)

VDD = 2.5V (digital voltage)

VCCINT = 0.95V (fpga internal)


VCCAUX = 1.8V (fpga internal)


VCCADC = 1.8V (ADC ref voltage)



AVCC1V8

Project <b>PCIe Timing Interface</b>			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title <b>XADC</b>	Size: <b>B-C-D</b>	DCC: <b>D2000329</b>	Rev: <b>3</b>	
Date: <b>9/2/2025</b>	Time: <b>3:43:51 PM</b>	Sheet: <b>10 of 12</b>	DrawnBy: <b>M. Pirello</b>	
File: <b>PCIe_Duotone_XADC_SchDoc</b>				







Project <i>PCIE Timing Interface</i>				 LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title <i>PCIE Interface</i>				
Size: B-C-D	DCC D2000329	Rev: 3		
Date: 9/2/2025	Time: 3:43:51 PM	Sheet: 11 of 12	DrawnBy: M. Pirello	
File: PCIE Duotone PCIE: HI_SchDoc				



Legend  
VCC = 3.3V (digital voltage)  
VDD = 2.5V (digital voltage)  
VCCINT = 0.95V (fpga internal)  
VCCAUX = 1.8V (fpga internal)  
VCCADC = 1.8V (ADC ref voltage)  
AVCC1V8

Project <i>PCIe Timing Interface</i>			<i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>		
Sheet Title <i>PCIe</i>					
Size: <b>B-C-D</b>	DCC <b>D2000329</b>	Rev: <b>3</b>			
Date: <b>9/2/2025</b>	Time: <b>3:43:51 PM</b>	Sheet: <b>12 of 12</b>	<i>DrawnBy: M. Pirello</i>		
File: <i>PCIe_Duotone_PCIe.SchDoc</i>					





Layer	Name	Material	Thickness	Constant
	Top Overlay			
	Top Solder	SM-001	1.00mil	4
	Top Surface Finish	PbSn	0.79mil	
1	Top Layer	CF-004	1.38mil	
	Dielectric 1	PP-006	3.00mil	3.87
	Dielectric 2	PP-006	3.00mil	3.87
2	Int1 (GND)	CF-004	0.69mil	
	Dielectric 3	Core-016	5.00mil	4.1
3	Int2 (Sign)	CF-004	0.69mil	
	Dielectric 4	PP-006	3.50mil	4.1
	Dielectric 5	PP-006	3.50mil	4.1
4	Int3 (Sign)	CF-004	0.69mil	
	Dielectric 6	Core-016	4.00mil	4.1
5	Int4 (PWR)	CF-004	0.69mil	
	Dielectric 7	PP-006	2.85mil	3.87
	Dielectric 8	PP-006	2.85mil	3.87
6	Int5 (GND)	CF-004	0.69mil	
	Dielectric 9	Core-016	4.00mil	4.1
7	Int6 (Sign)	CF-004	0.69mil	
	Dielectric 10	PP-006	3.50mil	4.1
	Dielectric 11	PP-006	3.50mil	4.1
8	Int7 (Sign)	CF-004	0.69mil	
	Dielectric 12	Core-016	5.00mil	4.1
9	Int8 (GND)	CF-004	0.69mil	
	Dielectric 13	PP-006	3.00mil	3.87
	Dielectric 14	PP-006	3.00mil	3.87
10	Bottom Layer	CF-004	1.38mil	
	Bottom Surface Finish	PbSn	0.79mil	
	Bottom Solder	SM-001	1.00mil	4
	Bottom Overlay			
Total board thickness:			61.54mil	