







## Rear DB25




Project <i>PCle Timing Interface</i>			 <i>LIGO Laboratory</i> <i>California Institute of Technology</i> <i>Massachusetts Institute of Technology</i> <i>National Science Foundation</i>
Sheet Title <i>Timing Interface</i>			
Size: <b>B-C-D</b>	DCC D2000329	Rev: 0	
Date: <i>8/28/2020</i>	Time: <i>11:01:37 AM</i>	Sheet: 1 of 12	
File: <i>ChassisTimingInterface1_SchDoc</i>			



## Phase Detector

quiet noise for phase detector 10v agnd


## 5V Reference



Project <b>PCIe Timing Interface</b>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title <b>VCO &amp; Phase Detector</b>	Size: <b>B-C-D</b>	DCC <b>D2000329</b>	Rev: <b>0</b>
Date: <b>8/28/2020</b>	Time: <b>11:01:38 AM</b>	Sheet: <b>2 of 12</b>	DrawnBy: <b>M. Pirello</b>
File: <b>ChassisTimingInterface2.SchDoc</b>			



# JTAG and SPI Flash




Project <b>PCIe Timing Interface</b>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title <b>JTAG &amp; SPI Flash</b>			
Size: <b>B-C-D</b>	DCC D2000329	Rev: 0	
Date: 8/28/2020	Time: 11:01:39 AM	Sheet: 3 of 12	DrawnBy: M. Pirello
File: ChassisTimingInterface3.SchDoc			






## Switched FPGA Power




**Voltage Legend**  
VCC = 3.3V (digital voltage)  
VDD = 2.5V (digital voltage)  
VCCINT = 0.95V (fpga internal)  
VCCAUX = 1.8V (fpga internal)  
VCCAUC = 1.8V (ADC ref voltage)  
AVCC1V8


For -3, -2, -1LE, -1, -1Q, -1M devices  
VCCINT = 1.0V  
VCCUAX = 1.80V  
VCCBRAM = 1.0V  
VCCO = 1.14V - 3.465V (3.3V)  
VIN = -0.2V - 3.465V  
VCCBAT = 1.0V - 1.89V  
VCCADC = 1.8V  
VREFP = 1.25V  
VREFN = 0V  
VMGTAVCC = 1.0V  
VMGTAVTT = 1.2V

LVDS DC Specification  
VCCO = 2.5  
VOH = 1.675V  
VOL = 0.7V









Project <i>PCIe Timing Interface</i>			 LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title <i>Power Supply</i>			
Size: <i>B-C-D</i>	DCC D2000329	Rev: 0	
Date: <i>8/28/2020</i>	Time: <i>11:01:39 AM</i>	Sheet: 4 of 12	
File: <i>ChassisTimingInterface4_SchDoc</i>			<i>DrawnBy: M. Pirello</i>













Project <b>PCIe Timing Interface</b>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title <b>Duotone</b>	DCC D2000329	Rev: 0	
Date: 8/28/2020	Time: 11:01:43 AM	Sheet: 7 of 12	DrawnBy: M. Pirello
File: ChassisTimingInterface6.SchDoc			















Project <i>PCIe Timing Interface</i>				<i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>	
Sheet Title <i>External Sync</i>					
Size: <i>B-C-D</i>	DCC	D2000329	Rev: 0		
Date: <i>8/28/2020</i>	Time: <i>11:01:43 AM</i>	Sheet: 8 of 12	DrawnBy: <i>M. Pirello</i>		
File: <i>ChassisTimingInterface7_SchDoc</i>					





A




1



1

1

Project <i>PCIe Timing Interface</i>				<i>UJO Laboratory</i> <i>California Institute of Technology</i> <i>Massachusetts Institute of Technology</i> <i>National Science Foundation</i>
Sheet Title <i>XADC</i>				
Size: <b>B-C-D</b>	DCC	D2000329	Rev: 0	
Date: 8/28/2020	Time: 11:01:44 AM	Sheet: 10 of 12	DrawnBy: <i>M. Pirello</i>	
File: <i>ChassisTimingInterface_XADC_SchDoc</i>				



- Nominal values used, dimensions in mm
- The mounting holes and keep-out areas around them are only required when the I/O bracket is mounted on the card directly
- Component height rule and clearance rule derived from PCI Express\_CEM\_r2.0.pdf, Page 84.
- Stackup is not specified in PCI Express\_CEM\_r2.0.pdf, nor implemented in this template.



LIGO  
D2000329  
rev 1

178.00

serial

20

19

37

1

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19

37

J1

1

19