



ISS Outer Loop Servo

PSL-R1-30





X1-PSL-C1-34

X1-PSL-C1-31

ISS AA Chassis

FSS AA Chassis

C1-27
PMC AI Chassis

C1-19-4

C1-19-10

C1-19-8

To ADC Slot 10

To ADC Slot 8

To DAC Slot 4

ADC Interface Card

ADC Interface Card

DAC Interface Card


OPEN
OPEN
OPEN

New ISS Outer Loop DAC 1

Slot 10		Slot 8	
ADC_0C100	PDAMon	ADC_0C100	TFSSIN2
ADC_0C101	PDIMon	ADC_0C101	TFSSIN1
ADC_0C102	Outer PD Mon	ADC_0C102	FuseMOut
ADC_0C103	EEP_Signal_Ok	ADC_0C103	PSMOut
ADC_0C104	Transfer IA	ADC_0C104	LOMOut
ADC_0C105	Transfer IB	ADC_0C105	Temp
ADC_0C106	Transfer 2A	ADC_0C106	RFPDOK
ADC_0C107	Transfer 2B	ADC_0C107	TEP
ADC_0C108	ADM	ADC_0C108	ChargeStatus
ADC_0C109	OPDIX	ADC_0C109	TS_will_Ok
ADC_0C110	OPDIV	ADC_0C110	Event
ADC_0C111	Out East	ADC_0C111	TCtoOOL
ADC_0C112	Sum East	ADC_0C112	PD3_East
ADC_0C113	Sum East PE	ADC_0C113	PD2_East
ADC_0C114	Sum East PE	ADC_0C114	PD3_East
ADC_0C115		ADC_0C115	PD2_East
ADC_0C116	PD3_East	ADC_0C116	
ADC_0C117	PD3_East	ADC_0C117	
ADC_0C118	PD3_East	ADC_0C118	
ADC_0C119	PD3_East	ADC_0C119	
ADC_0C120	PD3_Slow	ADC_0C120	
ADC_0C121	PD3_Slow	ADC_0C121	
ADC_0C122	PD3_Slow	ADC_0C122	
ADC_0C123	PD3_Slow	ADC_0C123	
ADC_0C124		ADC_0C124	????????
ADC_0C125		ADC_0C125	????????
ADC_0C126		ADC_0C126	????????
ADC_0C127		ADC_0C127	????????
ADC_0C128	PD3_Slow	ADC_0C128	????????
ADC_0C129	PD3_Slow	ADC_0C129	????????
ADC_0C130	PD3_Slow	ADC_0C130	????????
ADC_0C131	PD3_Slow	ADC_0C131	????????


Slot 4	
DAC_0C100	
DAC_0C101	SW2
DAC_0C102	Lock On
DAC_0C103	Ramp On
DAC_0C104	Blanking
DAC_0C105	Boost
DAC_0C106	TF In
DAC_0C107	Ramp
DAC_0C108	Gain
DAC_0C109	PRE
DAC_0C110	In Offset
DAC_0C111	Home
DAC_0C112	VGA Gain
DAC_0C113	Digital Zero
DAC_0C114	Lock/Unlock
DAC_0C115	FIXY

Binary Out Interface
PSL_C1_21




To Binary Out
side of
Binary I/O
Card A

Binary In Interface
PSL_C1_22




To Binary In
side of
Binary I/O
Card A


X1-PSL-R2



X1-PSL-R1



X1-PSL-C1



Title PSL Racks			
Size: B	DCC Number: D1600321	Ligo Project California Institute of Technology Massachusetts Institute of Technology	
Drawn by: Ben Abbott	Date: 8/5/2016	Revision: v1	Cannot open file C:\Restored\Ben\miscellany\ligolo go_.tjpe
File: C:\restored\Ben\ISS Outer Loop\System Schematics\ISS Outer Loop\Simen: 830-471\PM\SI\heat4_Soft1.dwg			