

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1200182-v1

Advanced LIGO

April 24th 2012

aLIGO 4 Ch. WFS RFPD Interface Chassis Test Procedure

R. Abbott

Distribution of this document: LIGO Scientific Collaboration

This is an internal working note of the LIGO Laboratory.

California Institute of Technology LIGO Project – MS 18-34 1200 E. California Blvd. Pasadena, CA 91125 Phone (626) 395-2129 Fax (626) 304-9834 E-mail: info@ligo.caltech.edu

LIGO Hanford Observatory P.O. Box 1970 Richland WA 99352 Phone 509-372-8106 Fax 509-372-8137 Massachusetts Institute of Technology LIGO Project – NW22-295 185 Albany St Cambridge, MA 02139 Phone (617) 253-4824 Fax (617) 253-7014 E-mail: info@ligo.mit.edu

LIGO Livingston Observatory P.O. Box 940 Livingston, LA 70754 Phone 225-686-3100 Fax 225-686-7189

http://www.ligo.caltech.edu/

1 Overview

This procedure documents the testing of D1101906-v1, the aLIGO WFS Interface Chassis. This chassis supports up to 4 aLIGO WFS heads. The chassis houses 2 PD Interface boards (D1101865-v1), 1 Power Protection board (D1101816-v2), and an internal voltage regulator board

2 Testing

Each production chassis must be functionally tested and the results recorded in Section 4. It is assumed that the person using this procedure is familiar with Dynamic Signal Analyzers, and rudimentary test equipment including oscilloscopes and multimeters.

Serial Number Data

• Record all serial number data in Table 1

DC Tests

• Apply +/- 18, +/-200 mV Volts DC to the chassis under test and record front panel LED operation, total positive and negative power supply current, internal regulator output voltage and individual circuit board power supply currents as required in Table 2.

3 Reference for chassis front and rear panel layout



Figure 1: ISC WFS Interface Chassis Front Panel

Figure 2: ISC WFS Interface Chassis Rear Panel

\bigcirc	DC In +15	DC On/Off	0	0	0	0	\odot
\odot			DC Outputs Head 4	DC Outputs Head 3	DC Outputs Head 2	DC Outputs Head 1	0
\odot	+ GND15		\odot	\odot	O WFS Interface	\odot	\odot

4 Test Data Tables

4.1 General Information

Table 1 Serial Number Data

Chassis Serial Number	DC PWR Board PCB Serial #	Head 1-2 PCB Serial #	Head 3-4 PCB Serial #	Power Protection Board Serial #

4.2 DC Power Supply Data

Total chassis and individual circuit board quiescent current draw is recorded in Table 2. Use caution in believing the digital readouts of laboratory triple output power supplies. Their meters are not highly accurate. When in doubt, use a multimeter on the appropriate scale in series with the supply to be measured.

Parameter	Typical Value	Allowable Tolerance	Measured Value
Front Panel +/- 15VDC Power LEDs	All Lit	N/A	
Front Panel +/- 18VDC Power LEDs	All Lit	N/A	
Rear Panel +/- 15VDC Power LEDs	All Lit	N/A	
+18VDC, +/-0.2VDC TOTAL supply current	400 mA	+/- 20mA	
-18VDC, +/-0.2VDC TOTAL supply current	380 mA	+/- 20mA	
Regulated Internal DC Voltage under full load (both boards)	15 VDC	+/- 0.25VDC	

Table 2, Record of DC Test Data

4.3 DC Offsets on Each Rear-panel 9-pin D-sub Output

As a general measure of the health, the DC offset at the differential outputs for each channel must be measured. Using a multimeter, measure the DC offset at each of the 4 9-pin D-sub outputs on the rear panel. Each respective front panel input is to be left open during this measurement. Set the front panel gain switch to "HI". Record the results in Table 3.

Differential DC Measurement Point	Typical DC Offset	Allowable Range	Measured Value	Pass/Fail
Head 1, pin 1-6	0VDC	+/- 15mV		
Head 1, pin 2-7	0VDC	+/- 15mV		
Head 1, pin 3-8	0VDC	+/- 15mV		
Head 1, pin 4-9	0VDC	+/- 15mV		
Head 2, pin 1-6	0VDC	+/- 15mV		
Head 2, pin 2-7	0VDC	+/- 15mV		
Head 2, pin 3-8	0VDC	+/- 15mV		
Head 2, pin 4-9	0VDC	+/- 15mV		
Head 3, pin 1-6	0VDC	+/- 15mV		
Head 3, pin 2-7	0VDC	+/- 15mV		
Head 3, pin 3-8	0VDC	+/- 15mV		
Head 3, pin 4-9	0VDC	+/- 15mV		
Head 4, pin 1-6	0VDC	+/- 15mV		
Head 4, pin 2-7	0VDC	+/- 15mV		
Head 4, pin 3-8	0VDC	+/- 15mV		
Head 4, pin 4-9	0VDC	+/- 15mV		

Table 3, Differential Output DC Offset

4.4 DC Transfer Function

The DC transfer function of each channel of the amplifier should be measured by injecting a 1 volt; +/-0.002V DC input into each the front panel D-subs. While each channel is under test, the from panel gain switch can be switched to verify the correct gain in each channel. Record all results in Table 4

DC Input Point on Front Panel	Measurement Point on Rear Panel	Magnitude (VDC)	Allowable Range	Measured Values	Pass/Fail
Head 1, pin 4-12	Head 1, pin 1-6 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 1, pin 3-11	Head 1, pin 2-7 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 1, pin 2-10	Head 1, pin 3-8 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 1, pin 1-9	Head 1, pin 4-9 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 2, pin 4-12	Head 2, pin 1-6 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 2, pin 3-11	Head 2, pin 2-7 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 2, pin 2-10	Head 2, pin 3-8 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 2, pin 1-9	Head 2, pin 4-9 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 3, pin 4-12	Head 3, pin 1-6 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 3, pin 3-11	Head 3, pin 2-7 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 3, pin 2-10	Head 3, pin 3-8 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 3, pin 1-9	Head 3, pin 4-9 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 4, pin 4-12	Head 4, pin 1-6 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 4, pin 3-11	Head 4, pin 2-7 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 4, pin 2-10	Head 4, pin 3-8 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	
Head 4, pin 1-9	Head 4, pin 4-9 (LOW/HI GAIN)	1V/10.09V	+/- (4mV/10mV)	/	

Table 4 DC Transfer Function