LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP68P.....Serial No Test EngineerXen.... Date10/3/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP68P.....Serial No Test EngineerXen.... Date10/3/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77	
Signal gen	Agilent	33250A	

Unit......T_TOP68P.....Serial No Test EngineerXen..... Date10/3/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Also replaced U3, U1 and C12 on CH3.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP68P.....Serial No Test EngineerXen.... Date10/3/10.....

4. Continuity Checks

J	2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N	20		20	
9	Im	on4N	21		\checkmark	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regulator outputs:				
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?	
+12v TP5	12.03	1mV	\checkmark	
+15v TP4	14.95	1mV	\checkmark	
-15v TP6	-15.03	5mV	\checkmark	

Record regulator outputs:

All Outputs smooth DC, no oscillation?	١	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP68P	Serial No
	Xen	
-	10/3/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP68P....Serial No Test Engineer ...Xen....

Date10/3/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.45	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP68P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.25	3v to 3.4v	\checkmark
Ch2	3.25	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP68P.....Serial No Test EngineerXen..... Date10/3/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.202	Pin 1 to Pin 2	1.202	\sim
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.202	\checkmark
3	1.15-1.25v	1.202	Pin 9 to Pin 10	1.202	\checkmark
4	1.15-1.25v	1.202	Pin 13 to Pin 14	1.202	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.478	Pin 3 to Pin 4	0.479	√
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.482	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.482	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP68P	.Serial No
	Xen	
Date	10/3/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.4	\checkmark	-24.5		-24.4	\checkmark	-24.5	\checkmark
-7v	-17.0	\checkmark	-17.2	\checkmark	-17.1	\checkmark	-17.2	\checkmark
-5v	-12.2	\checkmark	-12.3		-12.2	\checkmark	-12.4	\checkmark
-1v	-2.41	\checkmark	-2.41		-2.4	\checkmark	-2.42	\checkmark
0v	0	\checkmark	0		0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42		2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2		12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.1	\checkmark	17.0	\checkmark	17.1	\checkmark
10v	24.3	\checkmark	24.4	\checkmark	24.3	\checkmark	24.3	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP68P.....Serial No Test EngineerXen.... Date10/3/10.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.


\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.43	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration



Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP1P.....Serial No Test EngineerXen..... Date19/10/09......

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP1P.....Serial No Test EngineerXen..... Date19/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
DVM	Fluke	77111	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP1P.....Serial No Test EngineerXen.... Date19/10/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP1P.....Serial No Test EngineerXen..... Date19/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION To J1 PIN		OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Imon2N				19	\checkmark
8	Im	on3N			20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP1P......Serial No Test EngineerXen..... Date19/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.13	1mV	\checkmark
+15v TP4	14.95	1mV	\checkmark
-15v TP6	-15.07	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP_1P.....Serial No Test EngineerXen..... Date19/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP1P.....Serial No Test EngineerXen....

Date19/10/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.85	4.85	4.7v to 5v	\checkmark
Ch2	4.75	4.85	4.85	4.7v to 5v	\checkmark
Ch3	4.75	4.85	4.85	4.7v to 5v	\checkmark
Ch4	4.75	4.85	4.85	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.45	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.45	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP1P.....Serial No Test EngineerXen..... Date19/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.1	3v to 3.4v	\checkmark
Ch2	3.1	3v to 3.4v	\checkmark
Ch3	3.1	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.45	0.4v to 0.5v	\checkmark
Ch2	0.45	0.4v to 0.5v	\checkmark
Ch3	0.45	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.15	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

UnitT	TOP1P	.Serial No
Test EngineerX		
Date19	9/10/09	

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.486	Pin 3 to Pin 4	0.487	\checkmark
2	0.47-0.49v	0.488	Pin 7 to Pin 8	0.489	\checkmark
3	0.47-0.49v	0.484	Pin 11 to Pin 12	0.486	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.487	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP1P	Serial No
	Xen	
Date	19/10/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.0	\checkmark	-24.2	\checkmark	-24.0	\checkmark	-24.2	\checkmark
-7v	-16.9	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark

Unit	T TOP1P	Serial No
	Xen	
Date	19/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the outputs in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@ Freq
Channel 1	Channel 2	-148dB	-111dB	457Hz
Channel 2	Channel 1	-143dB	-111dB	457Hz
Channel 2	Channel 3	-136dB	-112dB	912Hz
Channel 3	Channel 2	-137dB	-108dB	209Hz
Channel 3	Channel 4	-142dB	-111dB	457Hz
Channel 4	Channel 3	-142dB	-108dB	457Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP_1P.....Serial No Test EngineerXen..... Date21/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.


Ch4
\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5 v	3.44	\checkmark
Ch2	3.3-3.5 v	3.46	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.43	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration



Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP2P.....Serial No Test EngineerXen..... Date20/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP2P.....Serial No Test EngineerXen.... Date20/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	DVM Fluke		
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP2P.....Serial No Test EngineerXen..... Date19/10/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP2P.....Serial No Test EngineerXen.... Date19/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P	8		8	\checkmark
5		5	0V		\checkmark	
6	6 Imon1N				18	\checkmark
7	Imon2N				19	\checkmark
8	Im	Imon3N		20		
9	Imon4N				21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP2P......Serial No Test EngineerXen..... Date19/10/09......

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.08	1mV	\checkmark
+15v TP4	14.85	1mV	\checkmark
-15v TP6	-15.08	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP2P.....Serial No Test EngineerXen..... Date19/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP2P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.85	4.85	4.7v to 5v	\checkmark
Ch2	4.75	4.85	4.85	4.7v to 5v	\checkmark
Ch3	4.75	4.85	4.85	4.7v to 5v	\checkmark
Ch4	4.75	4.85	4.85	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.65	0.48 to 0.75v	\checkmark
Ch3	0.60	0.48 to 0.75v	\checkmark
Ch4	0.60	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP2P.....Serial No Test EngineerXen..... Date19/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP2P.....Serial No Test EngineerXen..... Date19/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.486	\checkmark
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.486	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.486	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.487	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP2P	Serial No	
Test Engineer .	Xen		
Date	20/10/09		

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.1	\checkmark	-24.0	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-16.9	\checkmark	-16.9	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	17.0	\checkmark	16.9	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.1	\checkmark	24.1	\checkmark

Unit	T TOP2P	Serial No	
Test Engineer.	Xen		
Date	20/10/09		

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@ Freq
Channel 1	Channel 2	-133dB	-112dB	827Hz
Channel 2	Channel 1	-141dB	-117dB	495Hz
Channel 2	Channel 3	-137dB	-113dB	832Hz
Channel 3	Channel 2	-139dB	-111dB	457Hz
Channel 3	Channel 4	-137dB	-115dB	478Hz
Channel 4	Channel 3	-141dB	-114dB	473Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP2P.....Serial No Test EngineerXen.... Date20/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.


	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5 v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace link W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration



Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP3P.....Serial No Test EngineerXen..... Date20/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP3P.....Serial No Test EngineerXen..... Date20/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
DVM	Fluke	77111	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP3P.....Serial No Test EngineerXen..... Date20/10/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP3P.....Serial No Test EngineerXen.... Date20/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C- 16		\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P		5		\checkmark
2	Im	on2P	6		\checkmark	
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N	20		20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.98	1mV	\checkmark
+15v TP4	14.95	1mV	\checkmark
-15v TP6	-14.99	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP3P.....Serial No Test EngineerXen..... Date20/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP3P.....Serial No Test EngineerXen....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.65	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP3P.....Serial No Test EngineerXen..... Date20/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.1	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.45	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.44	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP3P.....Serial No Test EngineerXen.... Date20/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.487	\checkmark
2	0.47-0.49v	0.485	Pin 7 to Pin 8	0.486	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.489	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	Т ТОРЗР	Serial No
Test Engineer .	Xen	
Date	20/10/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.1	\checkmark	-24.0	\checkmark	-24.2	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.1	\checkmark	12.0	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.1	\checkmark	24.0	\checkmark	24.1	\checkmark	24.1	\checkmark

Unit	Т ТОРЗР	Serial No
Test Engineer	Xen	
Date	20/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-136dB	-113dB	417Hz
Channel 2	Channel 1	-154dB	-115dB	363Hz
Channel 2	Channel 3	-144dB	-115dB	525Hz
Channel 3	Channel 2	-148dB	-114dB	462Hz
Channel 3	Channel 4	-151dB	-115dB	363Hz
Channel 4	Channel 3	-141dB	-110dB	692Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.


\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	
Ch2	3.3-3.5 v	3.43	
Ch3	3.3-3.5 v	3.43	
Ch4	3.3-3.5 v	3.43	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration



Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP4P.....Serial No Test EngineerXen..... Date21/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP4P.....Serial No Test EngineerXen.... Date21/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit.....T_TOP4P.....Serial No Test Engineer .Xen.... Date21/10/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP4P.....Serial No Test EngineerXen.... Date21/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	Photodiode C+ 3	
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	Photodiode C- 16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
5		0V		\checkmark		
6	Im	on1N			18	\checkmark
7	Imon2N				19	\checkmark
8	Imon3N				20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP4P.....Serial No Test EngineerXen..... Date21/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.97	1mV	\checkmark
+15v TP4	14.88	1mV	\checkmark
-15v TP6	-15.06	5mV	\checkmark

All Outputs smooth DC, no oscillation? $$

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP4P.....Serial No Test EngineerXen.... Date21/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP4P.....Serial No Test EngineerXen....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. **8.1 Both Filters out:** Remove W4 and W5 Measure and record the Beak to Beak output between TB0 and T

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.85	4.85	4.7v to 5v	\checkmark
Ch2	4.75	4.85	4.85	4.7v to 5v	\checkmark
Ch3	4.75	4.85	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.64	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.65	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP4P.....Serial No Test EngineerXen..... Date21/10/09......

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.0	3v to 3.4v	\checkmark
Ch2	3.1	3v to 3.4v	\checkmark
Ch3	3.1	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.44	0.4v to 0.5v	\checkmark
Ch2	0.44	0.4v to 0.5v	\checkmark
Ch3	0.44	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP4P.....Serial No Test EngineerXen.... Date21/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.487	
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?	
Ch1	\checkmark	
Ch2	\checkmark	
Ch3	\checkmark	
Ch4	\checkmark	

Unit	T TOP4P	Serial No	
Test Engineer .	Xen		
Date	21/10/09		

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.2	\checkmark	-24.1	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-16.9	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	16.9	\checkmark
10v	24.2	\checkmark	24.2	\checkmark	24.1	\checkmark	24.1	\checkmark

Unit	Т ТОР4Р	Serial No
Test Engineer	Xen	
Date	21/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@ Freq
Channel 1	Channel 2	-134dB	-112dB	457Hz
Channel 2	Channel 1	-137dB	-114dB	347Hz
Channel 2	Channel 3	-136dB	-112dB	251Hz
Channel 3	Channel 2	-134dB	-112dB	1kHz
Channel 3	Channel 4	-134dB	-112dB	1kHz
Channel 4	Channel 3	-137dB	-110dB	229Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP4P.....Serial No Test EngineerXen.... Date21/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.


\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.43	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration



Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP5P.....Serial No Test EngineerXen..... Date21/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP5P.....Serial No Test EngineerXen.... Date21/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP5P.....Serial No Test EngineerXen..... Date21/10/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP5P.....Serial No Test EngineerXen.... Date21/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N			20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP5P.....Serial No Test EngineerXen..... Date21/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.98	1mV	\checkmark
+15v TP4	14.93	1mV	\checkmark
-15v TP6	-14.92	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP5P.....Serial No Test EngineerXen..... Date21/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP5P.....Serial No Test EngineerXen....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP5P.....Serial No Test EngineerXen..... Date21/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.1	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.1	3v to 3.4v	\checkmark
Ch4	3.1	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.44	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.45	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP5P.....Serial No Test EngineerXen.... Date21/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.486	Pin 3 to Pin 4	0.487	\checkmark
2	0.47-0.49v	0.487	Pin 7 to Pin 8	0.488	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?	
Ch1	\checkmark	
Ch2	\checkmark	
Ch3	\checkmark	
Ch4	\checkmark	

Unit	T TOP5P	Serial No
Test Engineer .	Xen	
Date	21/10/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.1	\checkmark	-24.0	\checkmark	-24.0	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-16.9	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	17.0	\checkmark	16.9	\checkmark	16.8	\checkmark	16.9	\checkmark
10v	24.1	\checkmark	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-137dB	-112dB	794Hz
Channel 2	Channel 1	-135dB	-113dB	831Hz
Channel 2	Channel 3	-128dB	-112dB	240Hz
Channel 3	Channel 2	-136dB	-110dB	316Hz
Channel 3	Channel 4	-140dB	-112dB	316Hz
Channel 4	Channel 3	-140dB	-106dB	209Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP5P.....Serial No Test EngineerXen.... Date21/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.


\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	
Ch3	3.3-3.5v	3.42	
Ch4	3.3-3.5v	3.43	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration



Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP6P.....Serial No Test EngineerXen..... Date22/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP6P.....Serial No Test EngineerXen..... Date22/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP6P.....Serial No Test EngineerXen..... Date22/10/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP6P.....Serial No Test EngineerXen Date22/10/09.....

4. Continuity Checks

J2

PIN	SIG	NAL	DESCRIPTION To J1 PIN		OK?		
1	PD1	Р	Photodiode /	4+	1	\checkmark	
2	PD2	P?	Photodiode I	3+	2	\checkmark	
3	PD3	P	Photodiode C+ 3		\checkmark		
4	PD4	·P	Photodiode I	Photodiode D+ 4		\checkmark	
	Ę	5	0V		\checkmark		
6	PD1	Ν	Photodiode A-		14	\checkmark	
7	PD2	2N	Photodiode B-		15	\checkmark	
8	PD3	N	Photodiode C-		16	\checkmark	
9	PD4	N	Photodiode I	D-	17	\checkmark	

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P	5		5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P	7		\checkmark	
4	Im	on4P	8		\checkmark	
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Imon2N			19	\checkmark	
8	Imon3N		20			
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP6P.....Serial No Test EngineerXen..... Date22/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.06	1mV	\checkmark
+15v TP4	14.93	1mV	\checkmark
-15v TP6	-15.00	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP6P.....Serial No Test EngineerXen..... Date22/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP6P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP6P.....Serial No Test EngineerXen..... Date22/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.1	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.45	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

UnitT	TOP6P	.Serial No
Test Engineer>		
Date2	22/10/09	

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.486	
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP6P	Serial No
Test Engineer .	Xen	
Date	22/10/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.0	\checkmark	-24.0	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-135dB	-111dB	724Hz
Channel 2	Channel 1	-135dB	-108dB	417Hz
Channel 2	Channel 3	-133dB	-111dB	692Hz
Channel 3	Channel 2	-140dB	-111dB	437Hz
Channel 3	Channel 4	-136dB	-115dB	955Hz
Channel 4	Channel 3	-132dB	-111dB	229Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

Ch4
\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.32	\checkmark
Ch2	3.3-3.5v	3.33	
Ch3	3.3-3.5v	3.32	
Ch4	3.3-3.5v	3.32	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP7P.....Serial No Test EngineerXen..... Date23/10/09......

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	DESCRIPTION To J1 PIN	
1	PD1P	Photodiode A+	Photodiode A+ 1	
2	PD2P	Photodiode B+	Photodiode B+ 2	
3	PD3P	Photodiode C+	Photodiode C+ 3	
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N	20		20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.03	1mV	\checkmark
+15v TP4	14.91	1mV	\checkmark
-15v TP6	-15.14	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP7P.....Serial No Test EngineerXen....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.65	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.1	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.15	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.44	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.487	
2	0.47-0.49v	0.485	Pin 7 to Pin 8	0.486	\checkmark
3	0.47-0.49v	0.486	Pin 11 to Pin 12	0.488	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?	
Ch1	\checkmark	
Ch2	\checkmark	
Ch3	\checkmark	
Ch4	\checkmark	

Unit	T TOP7P	Serial No
	Xen	
Date	23/10/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.0	\checkmark	-24.0	\checkmark	-24.2	\checkmark	-24.0	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-17.0	\checkmark	-16.9	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.1	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.8	\checkmark	17.0	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.1	\checkmark	24.0	\checkmark

Unit	T TOP7P	Serial No
Test Engineer	Xen	
Date	23/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-133dB	-113dB	260Hz
Channel 2	Channel 1	-129dB	-110dB	759Hz
Channel 2	Channel 3	-127dB	-115dB	331Hz
Channel 3	Channel 2	-138dB	-112dB	1kHz
Channel 3	Channel 4	-130dB	-114dB	871Hz
Channel 4	Channel 3	-136dB	-109dB	417Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP8P.....Serial No Test EngineerXen..... Date23/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Imon1N				18	\checkmark
7	Imon2N				19	\checkmark
8	Im	on3N			20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.08	1mV	\checkmark
+15v TP4	14.93	1mV	\checkmark
-15v TP6	-14.96	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP8P.....Serial No Test EngineerXen....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.64	0.48 to 0.75v	\checkmark
Ch2	0.65	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.487	\sim $$
2	0.47-0.49v	0.487	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.489	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP8P	Serial No
Test Engineer	Xen	
Date	23/10/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.1	\checkmark	-24.1	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-17.0	\checkmark	-16.9	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	17.0	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.1	\checkmark	24.1	\checkmark	24.1	\checkmark

Unit	.T TOP8P	.Serial No
	.Xen	
Date	.28/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-132dB	-113dB	1kHz
Channel 2	Channel 1	-130dB	-112dB	275Hz
Channel 2	Channel 3	-129dB	-112dB	724Hz
Channel 3	Channel 2	-135dB	-109dB	229Hz
Channel 3	Channel 4	-137dB	-111dB	575Hz
Channel 4	Channel 3	-143dB	-107dB	219Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.45	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5∨	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN


Unit......T_TOP9P.....Serial No Test EngineerXen..... Date23/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- 10. Distortion
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 kHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5


PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P		5		\checkmark
2	Im	on2P	6		\checkmark	
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Imon2N				19	\checkmark
8	Imon3N				20	\checkmark
9	Imon4N				21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.98	1mV	\checkmark
+15v TP4	14.99	1mV	\checkmark
-15v TP6	-15.04	5mV	\checkmark

All Outputs smooth DC, no oscillation?
--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP9P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.65	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.65	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP9P.....Serial No Test EngineerXen..... Date23/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.1	3v to 3.4v	\checkmark
Ch2	3.1	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.1	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.44	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP9P.....Serial No Test EngineerXen.... Date23/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.487	
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	Т ТОР9Р	Serial No
Test Engineer	Xen	
Date	23/10/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.1	\checkmark	-24.0	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-16.9	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark

Unit	Т ТОР9Р	Serial No
	Xen	
Date	28/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-133dB	-106dB	871Hz
Channel 2	Channel 1	-129dB	-108dB	832Hz
Channel 2	Channel 3	-132dB	-107dB	832Hz
Channel 3	Channel 2	-130dB	-107dB	479Hz
Channel 3	Channel 4	-129dB	-110dB	479Hz
Channel 4	Channel 3	-129dB	-111dB	484Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP9P.....Serial No Test EngineerXen.... Date23/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.43	

Replace links W4 and W5.

UnitT	ТОР9Р	.Serial No
Test EngineerR		
Date	/10	

FINAL NOISE MEASUREMENTS

Measure the noise output and noise monitor outputs of the completed unit. The extra screening provided by the enclosure protects the unit against extraneous noise, so the results will be more consistent.

If a channel exceeds the limits, replace the noisy ICs, note the work done. Re-measure and record the final result.

Output Noise

mcust						
	Spec in dB V/√Hz	Measured @ 10Hz (dB)	-60dB =	Measured in nV/√Hz	OK (+/-1dB) ?	
Ch1	-160dB	-100.174 dB	-160.174 dB	6.77 nV/√Hz	OK	
Ch2	-160dB	-101.64 dB	-161.64 dB	5.72 nV/√Hz	OK	
Ch3	-160dB	-101.66 dB	-161.66 dB	5.7 nV/√Hz	OK	
Ch4	-160dB	-100.94 dB	-160.94 dB	6.2 nV/√Hz	OK	

Measure the noise output at 10 Hz.

Noise Monitors

Using the Pre-Amplifier with a gain of 10 and Dynamic Signal Analyser, measure the noise monitor outputs in $\mu V/\sqrt{Hz}$ on the noise monitor outputs. Correct for the pre-amplifier gain.

Ch.	Output	/(Pre-amplifier gain)	Maximum value	Pass/Fail
1	22.4	2.24	2.9 µV/√Hz	OK
2	11.6	1.16	2.9 µV/√Hz	OK
3	16	1.6	2.9 µV/√Hz	OK
4	143	1.43	2.9 µV/√Hz	OK

Repair work (if any) Monitors Ch1 IC6 changed Ch3 IC6 changed Drive Ch2 IC4, IC8 changed

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP10P.....Serial No Test EngineerXen.... Date26/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	DESCRIPTION To J1 PIN	
1	PD1P	Photodiode A+	Photodiode A+ 1	
2	PD2P	Photodiode B+	Photodiode B+ 2	
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	Photodiode A- 14	
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N	2		20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.07	1mV	\checkmark
+15v TP4	14.98	1mV	\checkmark
-15v TP6	-15.00	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP10P.....Serial No Test EngineerXen..... Date26/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP10P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.35	3.3v to 3.7v	\checkmark
Ch3	3.35	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.15	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP10P.....Serial No Test EngineerXen.... Date26/20/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.484	Pin 3 to Pin 4	0.485	
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.486	\checkmark
3	0.47-0.49v	0.484	Pin 11 to Pin 12	0.486	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.487	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit......T_TOP10P.....Serial No Test EngineerXen..... Date26/10/09.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.1	\checkmark	-24.0	\checkmark	-24.0	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-16.9	\checkmark	-16.9	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.8	\checkmark	16.8	\checkmark	16.8	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark

Unit	T TOP10P	Serial No
	Xen	
Date	28/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-139dB	-110dB	437Hz
Channel 2	Channel 1	-134dB	-110dB	575Hz
Channel 2	Channel 3	-133dB	-109dB	479Hz
Channel 3	Channel 2	-128dB	-108dB	479Hz
Channel 3	Channel 4	-128dB	-107dB	724Hz
Channel 4	Channel 3	-130dB	-110dB	832Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP10P.....Serial No Test EngineerXen.... Date26/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.42	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit.....T_TOP11P.....Serial No Test Engineer .Xen.... Date26/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP11P.....Serial No Test EngineerXen.... Date26/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP11P.....Serial No Test EngineerXen..... Date26/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Imon2N				19	\checkmark
8	Imon3N			20		
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP11P.....Serial No Test EngineerXen..... Date26/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.09	1mV	\checkmark
+15v TP4	14.94	1mV	\checkmark
-15v TP6	-15.08	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP11P.....Serial No Test EngineerXen..... Date26/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP11P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.64	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP11P.....Serial No Test EngineerXen.... Date26/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.15	3v to 3.4v	\checkmark
Ch2	3.15	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.1	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.45	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP11P.....Serial No Test EngineerXen.... Date26/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.486	√
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit......T_TOP11P.....Serial No Test EngineerXen..... Date26/10/09.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.2	\checkmark	-24.1	\checkmark	-24.2	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-16.9	\checkmark	-17.0	\checkmark
-5v	-12.0		-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark	17.0	\checkmark
10v	24.1	\checkmark	24.2	\checkmark	24.0	\checkmark	24.1	\checkmark

Unit	T TOP11P	Serial No
Test Engineer	Xen	
Date	28/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-126dB	-108dB	724Hz
Channel 2	Channel 1	-132dB	-110dB	525Hz
Channel 2	Channel 3	-133dB	-109dB	871Hz
Channel 3	Channel 2	-113dB	-110dB	363Hz
Channel 3	Channel 4	-139dB	-109dB	437Hz
Channel 4	Channel 3	-142dB	-110dB	437Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP11P.....Serial No Test EngineerXen.... Date26/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP12P.....Serial No Test EngineerXen.... Date26/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP12P.....Serial No Test EngineerXen.... Date26/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	Photodiode C- 16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N			20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP12P.....Serial No Test EngineerXen..... Date26/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.01	1mV	\checkmark
+15v TP4	14.93	1mV	\checkmark
-15v TP6	-14.96	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP12P.....Serial No Test EngineerXen..... Date26/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP12P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.15	3v to 3.4v	\checkmark
Ch3	3.1	3v to 3.4v	\checkmark
Ch4	3.15	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.45	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP12P.....Serial No Test EngineerXen.... Date26/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.484	Pin 3 to Pin 4	0.486	$\sqrt{\frac{1}{\sqrt{1}}}$
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.488	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit......T_TOP12P.....Serial No Test EngineerXen..... Date26/10/09.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.2	\checkmark	-24.1	\checkmark	-24.0	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-16.9	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	11.9	\checkmark	12.0	\checkmark
7v	16.8	\checkmark	16.9	\checkmark	16.8	\checkmark	17.0	\checkmark
10v	24.0	\checkmark	24.1	\checkmark	24.0	\checkmark	24.1	\checkmark

Unit	T TOP12P	Serial No
	Xen	
Date	29/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-133dB	-111dB	437Hz
Channel 2	Channel 1	-127dB	-109dB	871Hz
Channel 2	Channel 3	-132dB	-112dB	550Hz
Channel 3	Channel 2	-142dB	-112dB	363Hz
Channel 3	Channel 4	-136dB	-108dB	871Hz
Channel 4	Channel 3	-130dB	-108dB	525Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP12P.....Serial No Test EngineerXen.... Date26/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.42	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP13P.....Serial No Test EngineerXen.... Date27/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP13P.....Serial No Test EngineerXen.... Date27/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP13P.....Serial No Test EngineerXen..... Date26/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	Photodiode C- 16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N	2		20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.99	1mV	\checkmark
+15v TP4	14.92	1mV	\checkmark
-15v TP6	-15.02	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP13P.....Serial No Test EngineerXen..... Date26/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP13P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.64	0.48 to 0.75v	\checkmark
Ch2	0.64	0.48 to 0.75v	\checkmark
Ch3	0.64	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.1	3v to 3.4v	\checkmark
Ch2	3.1	3v to 3.4v	\checkmark
Ch3	3.1	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.45	0.4v to 0.5v	\checkmark
Ch2	0.45	0.4v to 0.5v	\checkmark
Ch3	0.45	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP13P.....Serial No Test EngineerXen.... Date27/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.486	
2	0.47-0.49v	0.487	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit......T_TOP13P.....Serial No Test EngineerXen..... Date27/10/09.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.1	\checkmark	-24.2	\checkmark	-24.2	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.8	\checkmark	17.0	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.1	\checkmark	24.0	\checkmark

Unit	T TOP13P	Serial No
Test Engineer	Xen	
Date	29/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-140dB	-109dB	759Hz
Channel 2	Channel 1	-122dB	-108dB	479Hz
Channel 2	Channel 3	-121dB	-109dB	661Hz
Channel 3	Channel 2	-126dB	-109dB	437Hz
Channel 3	Channel 4	-124dB	-107dB	955Hz
Channel 4	Channel 3	-132dB	-109dB	944Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP13P.....Serial No Test EngineerXen.... Date27/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

Ch4
\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.45	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5∨	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP14P.....Serial No Test EngineerXen.... Date27/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP14P.....Serial No Test EngineerXen.... Date27/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP14P.....Serial No Test EngineerXen..... Date27/10/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP14P.....Serial No Test EngineerXen..... Date27/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N			20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP14P.....Serial No Test EngineerXen..... Date27/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.06	1mV	\checkmark
+15v TP4	14.95	1mV	\checkmark
-15v TP6	-15.03	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP14P.....Serial No Test EngineerXen..... Date27/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP14P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP14P.....Serial No Test EngineerXen.... Date27/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.1	3v to 3.4v	\checkmark
Ch2	3.1	3v to 3.4v	\checkmark
Ch3	3.1	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP14P.....Serial No Test EngineerXen.... Date27/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.486	\checkmark
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.489	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?	
Ch1	\checkmark	
Ch2	\checkmark	
Ch3	\checkmark	
Ch4	\checkmark	

Unit	T TOP14P	.Serial No
	Xen	
Date	27/10/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.2	\checkmark	-24.0	\checkmark	-24.2	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-16.9	\checkmark	-17.0	\checkmark
-5v	-12.0		-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark

Unit	.T TOP14P	.Serial No
Test Engineer	Xen	
Date	.29/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-127dB	-111dB	263Hz
Channel 2	Channel 1	-120dB	-111dB	832Hz
Channel 2	Channel 3	-118dB	-108dB	661Hz
Channel 3	Channel 2	-123dB	-111dB	550Hz
Channel 3	Channel 4	-124dB	-109dB	832Hz
Channel 4	Channel 3	-120dB	-107dB	347Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP14P.....Serial No Test EngineerXen.... Date27/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP15P.....Serial No Test EngineerXen.... Date27/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP15P.....Serial No Test EngineerXen.... Date27/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP15P.....Serial No Test EngineerXen..... Date27/10/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP15P.....Serial No Test EngineerXen..... Date27/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Imon2N				19	\checkmark
8	Imon3N				20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP15P.....Serial No Test EngineerXen..... Date27/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.10	1mV	\checkmark
+15v TP4	14.78	1mV	\checkmark
-15v TP6	-14.95	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP15P.....Serial No Test EngineerXen..... Date27/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP15P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.65	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP15P.....Serial No Test EngineerXen.... Date27/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP15P.....Serial No Test EngineerXen.... Date27/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.484	Pin 3 to Pin 4	0.486	
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.486	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.489	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?			
Ch1	\checkmark			
Ch2	\checkmark			
Ch3	\checkmark			
Ch4	\checkmark			

Unit......T_TOP15P.....Serial No Test EngineerXen..... Date27/10/09.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.2	\checkmark	-24.2	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark	24.1	\checkmark

Unit	T TOP15P	Serial No
Test Engineer	Xen	
Date	29/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-134dB	-110dB	229Hz
Channel 2	Channel 1	-127dB	-114dB	417Hz
Channel 2	Channel 3	-127dB	-112dB	575Hz
Channel 3	Channel 2	-129dB	-112dB	275Hz
Channel 3	Channel 4	-133dB	-111dB	575Hz
Channel 4	Channel 3	-140dB	-111dB	933Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP15P.....Serial No Test EngineerXen.... Date27/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP16P.....Serial No Test EngineerXen..... Date28/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP16P.....Serial No Test EngineerXen.... Date28/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP16P.....Serial No Test EngineerXen..... Date28/10/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP16P.....Serial No Test EngineerXen..... Date28/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	DESCRIPTION To J1 PIN	
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	Photodiode B+ 2	
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N			20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.08	1mV	\checkmark
+15v TP4	14.93	1mV	\checkmark
-15v TP6	-15.06	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP16P.....Serial No Test EngineerXen..... Date28/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP16P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.65	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.65	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.1	3v to 3.4v	\checkmark
Ch2	3.1	3v to 3.4v	\checkmark
Ch3	3.1	3v to 3.4v	\checkmark
Ch4	3.1	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.44	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP16P.....Serial No Test EngineerXen.... Date28/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.487	
2	0.47-0.49v	0.487	Pin 7 to Pin 8	0.488	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit......T_TOP16P.....Serial No Test EngineerXen..... Date28/10/09.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.1	\checkmark	-24.2	\checkmark	-24.2	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-16.9	\checkmark	-16.9	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	-12.0	\checkmark	12.0	\checkmark
7v	17.0	\checkmark	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.1	\checkmark	24.0	\checkmark	24.1	\checkmark	24.1	\checkmark

Unit	T TOP16P	Serial No
Test Engineer	Xen	
Date	29/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-143dB	-111dB	832Hz
Channel 2	Channel 1	-125dB	-109dB	437Hz
Channel 2	Channel 3	-129dB	-110dB	437Hz
Channel 3	Channel 2	-130dB	-111dB	140Hz
Channel 3	Channel 4	-136dB	-110dB	724Hz
Channel 4	Channel 3	-135dB	-110dB	832Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP16P.....Serial No Test EngineerXen.... Date28/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.45	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP17P.....Serial No Test EngineerXen.... Date28/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP17P.....Serial No Test EngineerXen.... Date28/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP17P.....Serial No Test EngineerXen..... Date28/10/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP17P.....Serial No Test EngineerXen..... Date28/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	DESCRIPTION To J1 PIN	
1	PD1P	Photodiode A+	Photodiode A+ 1	
2	PD2P	Photodiode B+	Photodiode B+ 2	
3	PD3P	Photodiode C+	Photodiode C+ 3	
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C- 16		\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P	8		8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	mon2N		19	\checkmark	
8	Im	on3N			20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP17P.....Serial No Test EngineerXen..... Date28/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.09	1mV	\checkmark
+15v TP4	14.92	1mV	\checkmark
-15v TP6	-14.93	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP17P.....Serial No Test EngineerXen..... Date28/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP17P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.65	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP17P.....Serial No Test EngineerXen.... Date28/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.15	3v to 3.4v	\checkmark
Ch4	3.1	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.45	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP17P.....Serial No Test EngineerXen..... Date28/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.487	
2	0.47-0.49v	0.487	Pin 7 to Pin 8	0.488	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP17P	.Serial No
	Xen	
Date	28/10/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.1	\checkmark	-24.1	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.1	\checkmark	24.0	\checkmark	24.1	\checkmark	24.0	\checkmark

Unit	T TOP17P	Serial No
Test Engineer	Xen	
•	29/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-133dB	-109dB	331Hz
Channel 2	Channel 1	-123dB	-108dB	479Hz
Channel 2	Channel 3	-114dB	-102dB	479Hz
Channel 3	Channel 2	-123dB	-107dB	229Hz
Channel 3	Channel 4	-125dB	-108dB	724Hz
Channel 4	Channel 3	-134dB	-107dB	437Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP17P.....Serial No Test EngineerXen.... Date28/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.45	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5∨	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP18P.....Serial No Test EngineerXen.... Date28/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP18P.....Serial No Test EngineerXen.... Date28/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP18P.....Serial No Test EngineerXen..... Date28/10/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP18P.....Serial No Test EngineerXen..... Date28/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5


PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Imon2N				19	\checkmark
8	Imon3N				20	\checkmark
9	Imon4N				21	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11, 12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP18P.....Serial No Test EngineerXen..... Date28/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.12	1mV	\checkmark
+15v TP4	14.91	1mV	\checkmark
-15v TP6	-14.97	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP18P.....Serial No Test EngineerXen..... Date28/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP18P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.35	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP18P.....Serial No Test EngineerXen.... Date28/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP18P.....Serial No Test EngineerXen.... Date28/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.487	
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.488	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.490	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit......T_TOP18P.....Serial No Test EngineerXen..... Date29/10/09.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.2	\checkmark	-24.2	\checkmark	-24.2	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0		-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.2	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	17.0	\checkmark	17.0	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.2	\checkmark	24.2	\checkmark	24.0	\checkmark

Unit	T TOP18P	.Serial No
Test Engineer	Xen	
Date	29/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-132dB	-110dB	479Hz
Channel 2	Channel 1	-127dB	-112dB	479Hz
Channel 2	Channel 3	-119dB	-111dB	759Hz
Channel 3	Channel 2	-116dB	-112dB	525Hz
Channel 3	Channel 4	-117dB	-110dB	479Hz
Channel 4	Channel 3	-121dB	-110dB	437Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP18P.....Serial No Test EngineerXen.... Date29/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

Ch4
\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.42	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP19P.....Serial No Test EngineerXen.... Date29/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP19P.....Serial No Test EngineerXen.... Date29/10/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP19P.....Serial No Test EngineerXen..... Date29/10/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP19P.....Serial No Test EngineerXen..... Date29/10/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	DESCRIPTION To J1 PIN	
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	Photodiode B+ 2	
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL		To J1 PIN	OK?
1	Im	on1P		5	\checkmark
2	Im	on2P		6	\checkmark
3	Im	on3P		7	\checkmark
4	Im	on4P		8	\checkmark
		5	0V	\checkmark	
6	Im	on1N		18	\checkmark
7	Im	on2N		19	\checkmark
8	Im	on3N		20	
9	Im	on4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP19P.....Serial No Test EngineerXen..... Date29/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.97	1mV	\checkmark
+15v TP4	14.91	1mV	\checkmark
-15v TP6	-14.96	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP19P.....Serial No Test EngineerXen..... Date29/10/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP19P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.65	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP19P.....Serial No Test EngineerXen.... Date29/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.1	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.1	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP19P.....Serial No Test EngineerXen.... Date29/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.487	
2	0.47-0.49v	0.488	Pin 7 to Pin 8	0.489	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.486	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit......T_TOP19P.....Serial No Test EngineerXen..... Date29/10/09.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.1	\checkmark	-24.2	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.9	\checkmark	17.0	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark

Unit	T TOP19P	.Serial No
Test Engineer	Xen	
Date	29/.10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-135dB	-113dB	347Hz
Channel 2	Channel 1	-126dB	-108dB	479Hz
Channel 2	Channel 3	-131dB	-108dB	437Hz
Channel 3	Channel 2	-137dB	-106dB	437Hz
Channel 3	Channel 4	-131dB	-110dB	437Hz
Channel 4	Channel 3	-142dB	-107dB	479Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP19P.....Serial No Test EngineerXen.... Date29/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5∨	3.45	\checkmark
Ch3	3.3-3.5∨	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP20P.....Serial No Test Engineer....Xen.... Date......30/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Imon2N				19	\checkmark
8	Imon3N				20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP20P.....Serial No Test EngineerXen..... Date30/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.94	1mV	\checkmark
+15v TP4	14.93	1mV	\checkmark
-15v TP6	-14.98	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP20P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.15	3v to 3.4v	\checkmark
Ch2	3.1	3v to 3.4v	\checkmark
Ch3	3.15	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.45	0.4v to 0.5v	\checkmark
Ch2	0.45	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP20P.....Serial No Test EngineerXen.... Date30/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.484	Pin 3 to Pin 4	0.486	
2	0.47-0.49v	0.485	Pin 7 to Pin 8	0.486	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?			
Ch1	\checkmark			
Ch2	\checkmark			
Ch3	\checkmark			
Ch4	\checkmark			

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.1		-24.1	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-16.9		-17.0	\checkmark	-16.9	\checkmark
-5v	-12.0	\checkmark	-12.0		-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4		-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0		0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4		2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0		12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.9		16.9	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark	24.1	\checkmark

Unit	T TOP20P	.Serial No
	Xen	
Date	30/10/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-141dB	-112dB	479Hz
Channel 2	Channel 1	-133dB	-115dB	331Hz
Channel 2	Channel 3	-133dB	-111dB	437Hz
Channel 3	Channel 2	-129dB	-111dB	575Hz
Channel 3	Channel 4	-138dB	-111dB	240Hz
Channel 4	Channel 3	-139dB	-112dB	479Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP20P.....Serial No Test EngineerXen.... Date30/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5∨	3.43	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP21P.....Serial No Test Engineer....Xen.... Date......30/10/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

	^
	·)
J	~

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4 \checkmark	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N			20	\checkmark
9	Imon4N			21		

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP21P.....Serial No Test EngineerXen..... Date30/10/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.06	1mV	\checkmark
+15v TP4	14.94	1mV	\checkmark
-15v TP6	-15.02	5mV	\checkmark

All Outputs smooth DC, no oscillation?	N	
	, v	

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP21P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP21P.....Serial No Test EngineerXen..... Date30/10/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.15	3v to 3.4v	\checkmark
Ch2	3.15	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.15	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP21P.....Serial No Test EngineerXen.... Date30/10/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.487	
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.486	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP21P	.Serial No
	Xen	
Date	30/10/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.0	\checkmark	-24.0	\checkmark	-24.0	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-16.9	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.3	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	16.9	\checkmark
10v	24.1	\checkmark	24.2	\checkmark	24.1	\checkmark	24.1	\checkmark

Unit	T TOP21P	Serial No
	Xen	
Date	2/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-118dB	-110dB	860Hz
Channel 2	Channel 1	-135dB	-107dB	525Hz
Channel 2	Channel 3	-139dB	-111dB	631Hz
Channel 3	Channel 2	-133dB	-108dB	479Hz
Channel 3	Channel 4	-127dB	-86dB	347Hz
Channel 4	Channel 3	-135dB	-111dB	479Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP21P.....Serial No Test EngineerXen..... Date30/10/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.43	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP22P.....Serial No Test Engineer....Xen.... Date......2/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP22P.....Serial No Test EngineerXen.... Date2/11/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP22P.....Serial No Test EngineerXen..... Date2/11/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP22P.....Serial No Test EngineerXen..... Date2/11/09.....

4. Continuity Checks

	-
	~
U	~

PIN	SIC	GNAL	DESCRIPTI	DESCRIPTION To J1 PIN		OK?
1	PD)1P	Photodiode	A+	1	\checkmark
2	PD)2P	Photodiode	B+	2	\checkmark
3	PD)3P	Photodiode	C+	3	\checkmark
4	PD)4P	Photodiode D+ 4		\checkmark	
		5	0V 🗸			
6	PD)1N	Photodiode A-		14	\checkmark
7	PD)2N	Photodiode B-		15	\checkmark
8	PD)3N	Photodiode C-		16	
9	PD	94N	Photodiode	D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N			20	\checkmark
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP22P.....Serial No Test EngineerXen..... Date2/11/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.08	1mV	\checkmark
+15v TP4	14.92	1mV	\checkmark
-15v TP6	-14.98	5mV	\checkmark

	All Outputs smooth DC, no oscillation?	\sim	
--	--	--------	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP22P.....Serial No Test EngineerXen..... Date2/11/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP22P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP22P.....Serial No Test EngineerXen.... Date2/11/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.15	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.49	0.4v to 0.5v	\checkmark
Ch4	0.45	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP22P.....Serial No Test EngineerXen.... Date2/11/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.486	
2	0.47-0.49v	0.487	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?	
Ch1	\checkmark	
Ch2	\checkmark	
Ch3	\checkmark	
Ch4	\checkmark	

Unit	T TOP22P	.Serial No
	Xen	
Date	2/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.1	\checkmark	-24.1	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	17.0	\checkmark	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.1	\checkmark	24.1	\checkmark	24.0	\checkmark	24.1	\checkmark

Unit	T TOP22P	Serial No
	Xen	
Date	2/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-142dB	-107dB	1kHz
Channel 2	Channel 1	-126dB	-109dB	955Hz
Channel 2	Channel 3	-121dB	-108dB	692Hz
Channel 3	Channel 2	-124dB	-113dB	631Hz
Channel 3	Channel 4	-127dB	-112dB	462Hz
Channel 4	Channel 3	-130dB	-114dB	331Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP22P.....Serial No Test EngineerXen.... Date2/11/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5∨	3.44	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.43	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP23P.....Serial No Test Engineer....Xen.... Date......2/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP23P.....Serial No Test EngineerXen.... Date2/11/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP23P.....Serial No Test EngineerXen..... Date2/11/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP23P.....Serial No Test EngineerXen..... Date2/11/09.....

4. Continuity Checks

-	-
	^
	/
•	_

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	Photodiode C- 16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P	7		\checkmark	
4	Im	on4P	8		\checkmark	
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N	19		19	\checkmark
8	Im	on3N	20		\checkmark	
9	Im	on4N			21	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP23P.....Serial No Test EngineerXen..... Date2/11/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.01	1mV	\checkmark
+15v TP4	14.85	1mV	\checkmark
-15v TP6	-14.99	1mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP23P.....Serial No Test EngineerXen..... Date2/11/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP23P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.35	3.3v to 3.7v	\checkmark
Ch3	3.35	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP23P.....Serial No Test EngineerXen.... Date2/11/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.15	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.15	3v to 3.4v	\checkmark
Ch4	3.15	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.45	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP23P.....Serial No Test EngineerXen.... Date2/11/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.486	$\sqrt{\frac{1}{\sqrt{2}}}$
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP23P	.Serial No
	Xen	
Date	2/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.1	\checkmark	-24.1	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	17.0	\checkmark	16.9	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.1	\checkmark	24.0	\checkmark	24.1	\checkmark	24.1	\checkmark

Unit	T TOP23P	Serial No
	Xen	
Date	2/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-128dB	-113dB	437Hz
Channel 2	Channel 1	-129dB	-111dB	525Hz
Channel 2	Channel 3	-140dB	-112dB	437Hz
Channel 3	Channel 2	-144dB	-115dB	575Hz
Channel 3	Channel 4	-135dB	-113dB	437Hz
Channel 4	Channel 3	-130dB	-111dB	479Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.43	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP24P.....Serial No Test Engineer....Xen.... Date......3/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

-	-
	^
	/
•	_

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL		To J1 PIN	OK?
1	Im	on1P		5	\checkmark
2	Im	on2P		6	\checkmark
3	Im	on3P		7	\checkmark
4	Im	on4P		8	\checkmark
		5	0V	\checkmark	
6	Im	on1N		18	\checkmark
7	Im	on2N		19	\checkmark
8	Im	on3N		20	\checkmark
9	Im	on4N		21	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.04	1mV	\checkmark
+15v TP4	14.81	1mV	\checkmark
-15v TP6	-14.95	5mV	\checkmark

	All Outputs smooth DC, no oscillation?	\sim	
--	--	--------	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP24P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.1	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.45	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.486	Pin 3 to Pin 4	0.488	\sim $$
2	0.47-0.49v	0.487	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.486	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP24P	.Serial No
	Xen	
Date	3/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.2	\checkmark	-24.2	\checkmark	-24.2	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0		-12.0	\checkmark	-12.0	\checkmark	-12.1	\checkmark
-1v	-2.4		-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0		0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	17.0	\checkmark	16.8	\checkmark	16.8	\checkmark	16.8	\checkmark
10v	24.1	\checkmark	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark

Unit	T TOP24P	Serial No
Test Engineer .	Xen	
Date	3/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-137dB	-115dB	871Hz
Channel 2	Channel 1	-137dB	-108dB	479Hz
Channel 2	Channel 3	-122dB	-81dB	145Hz
Channel 3	Channel 2	-96dB	-74dB	422Hz
Channel 3	Channel 4	-111dB	-76dB	575Hz
Channel 4	Channel 3	-102dB	-72dB	178Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.43	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit.......T_TOP25P.....Serial No Test Engineer....Xen.... Date......3/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C- 16		\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P	n2P		6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
5		0V		\checkmark		
6	Im	on1N			18	\checkmark
7	Imon2N				19	\checkmark
8	Imon3N				20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.10	1mV	\checkmark
+15v TP4	14.89	1mV	\checkmark
-15v TP6	-15.04	5mV	\checkmark

All Outputs smooth DC, no oscillation? $$

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP25P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.64	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.1	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.486	Pin 3 to Pin 4	0.487	\checkmark
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.489	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP25P	.Serial No
	Xen	
Date	3/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.1	\checkmark	-24.2	\checkmark	-24.2	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.1		-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4		-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0		0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	17.0	\checkmark	17.0	\checkmark	12.0	\checkmark
10v	24.1	\checkmark	24.1	\checkmark	24.2	\checkmark	24.1	\checkmark

Unit	T TOP25P	.Serial No
Test Engineer	Xen	
Date	3/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-127dB	-110dB	437Hz
Channel 2	Channel 1	-131dB	-110dB	437Hz
Channel 2	Channel 3	-143dB	-111dB	229Hz
Channel 3	Channel 2	-138dB	-110dB	437Hz
Channel 3	Channel 4	-102dB	-69dB	166Hz
Channel 4	Channel 3	-107dB	-70dB	166Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP26P.....Serial No Test Engineer....Xen.... Date......4/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

-	-
	^
	/
•	_

PIN	SIGNAL	DESCRIPTION	DESCRIPTION To J1 PIN	
1	PD1P	Photodiode A+	Photodiode A+ 1	
2	PD2P	Photodiode B+	Photodiode B+ 2	
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	Photodiode A- 14	
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P		6		\checkmark
3	Im	on3P		7		\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N	20		20	\checkmark
9	Im	on4N		21		

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.98	\checkmark	
+15v TP4	14.94	\checkmark	
-15v TP6	-14.95	\checkmark	

All Outputs smooth DC, no oscillation? $$

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP26P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.3	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.49	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.486	Pin 3 to Pin 4	0.488	<u></u> √
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.489	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP26P	.Serial No
	Xen	
Date	3/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.1	\checkmark	-24.1	\checkmark	-24.2	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.1	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	17.0	\checkmark	16.9	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.2	\checkmark	24.1	\checkmark	24.1	\checkmark	24.1	\checkmark

Unit	T TOP26P	Serial No
Test Engineer	Xen	
Date	4/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-137dB	-111dB	473Hz
Channel 2	Channel 1	-142dB	-112dB	263Hz
Channel 2	Channel 3	-136dB	-111dB	275Hz
Channel 3	Channel 2	-141dB	-111dB	219Hz
Channel 3	Channel 4	-130dB	-111dB	266Hz
Channel 4	Channel 3	-143dB	-111dB	219Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5∨	3.44	
Ch3	3.3-3.5v	3.44	
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP27P.....Serial No Test Engineer....Xen.... Date......4/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

-	-
	^
	/
•	_

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	Photodiode C- 16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P	7		\checkmark	
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N	19		19	\checkmark
8	Im	on3N	20		\checkmark	
9	Im	on4N			21	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.05	1mV	\checkmark
+15v TP4	14.95	1mV	\checkmark
-15v TP6	-14.99	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP27P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.65	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.486	$\sqrt{\frac{1}{\sqrt{1}}}$
2	0.47-0.49v	0.488	Pin 7 to Pin 8	0.488	\checkmark
3	0.47-0.49v	0.486	Pin 11 to Pin 12	0.488	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP27P	.Serial No
	Xen	
Date	4/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.2	\checkmark	-24.1	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-16.9	\checkmark
-5v	-12.0	\checkmark	-12.1	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	17.0	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.1	\checkmark	24.0	\checkmark	24.0	\checkmark

Unit	T TOP27P	Serial No
	Xen	
Date	4/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-132dB	-115dB	631Hz
Channel 2	Channel 1	-136dB	-113dB	525Hz
Channel 2	Channel 3	-134dB	110dB	750Hz
Channel 3	Channel 2	-135dB	-111dB	363Hz
Channel 3	Channel 4	-111dB	-73dB	166Hz
Channel 4	Channel 3	-135dB	-111dB	871Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.45	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP28P.....Serial No Test Engineer....Xen.... Date......4/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C- 16		\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N	20		20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.10	1mV	\checkmark
+15v TP4	14.91	1mV	\checkmark
-15v TP6	-14.98	5mV	\checkmark

All Outputs smooth DC, no oscillation?	N	
	, v	

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP28P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.15	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.486	
2	0.47-0.49v	0.485	Pin 7 to Pin 8	0.486	
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.488	

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP28P	.Serial No
	Xen	
Date	4/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.2		-24.1	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-16.9	\checkmark	-16.9	\checkmark
-5v	-12.1	\checkmark	-12.0		-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4		-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0		0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4		2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0		12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	17.0	\checkmark	16.9	\checkmark	17.0	\checkmark
10v	24.0	\checkmark	24.1	\checkmark	24.1	\checkmark	24.2	\checkmark

Unit	T TOP28P	.Serial No
Test Engineer	Xen	
Date	4/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-135dB	-113dB	871Hz
Channel 2	Channel 1	-141dB	-110dB	479Hz
Channel 2	Channel 3	-140dB	-111dB	422Hz
Channel 3	Channel 2	-136dB	-115dB	575Hz
Channel 3	Channel 4	-139dB	-112dB	575Hz
Channel 4	Channel 3	-101dB	-72dB	437Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5∨	3.43	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP29P.....Serial No Test Engineer....Xen.... Date......4/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C- 16		\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Imon2P				6	\checkmark
3	Imon3P		7	\checkmark		
4	Im	on4P	8		8	\checkmark
5		0V		\checkmark		
6	Im	on1N			18	\checkmark
7	Imon2N				19	\checkmark
8	Imon3N				20	
9	Imon4N				21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.08	1mV	\checkmark
+15v TP4	14.92	1mV	\checkmark
-15v TP6	-15.16	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP29P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP29P.....Serial No Test EngineerXen.....

Date4/11/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.15	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.488	√
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.484	Pin 15 to Pin 16	0.487	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP29P	.Serial No
	Xen	
Date	4/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.0	\checkmark	-24.1	\checkmark	-24.0	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-16.9	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.1	\checkmark	24.0	\checkmark	24.0	\checkmark

Unit	T TOP29P	Serial No
	Xen	
Date	4/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-138dB	-112dB	437Hz
Channel 2	Channel 1	-136dB	-116dB	275Hz
Channel 2	Channel 3	-149dB	-113dB	479Hz
Channel 3	Channel 2	-142dB	-114dB	479Hz
Channel 3	Channel 4	-143dB	-113dB	437Hz
Channel 4	Channel 3	-140dB	-113dB	923Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.43	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP30P.....Serial No Test Engineer....Xen.... Date......5/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

J2

PIN	SIGNA	L DES	CRIPTIC	ON .	To J1 PIN	OK?
1	PD1P	Pho	todiode A	λ +	1	\checkmark
2	PD2P	Pho	todiode E	3+ (2	\checkmark
3	PD3P	Pho	todiode (C+ (3	\checkmark
4	PD4P	Pho	todiode [)+ /	4	\checkmark
	5	0V			\checkmark	
6	PD1N	Pho	todiode A	۹- ۱	14	\checkmark
7	PD2N	Pho	todiode E	3-	15	\checkmark
8	PD3N	Pho	todiode (C-	16	
9	PD4N	Pho	todiode [)-	17	\checkmark

J5

PIN	SI	GNAL		To J1 PIN	OK?
1	Im	on1P		5	\checkmark
2	Im	on2P		6	\checkmark
3	Im	on3P		7	\checkmark
4	Im	on4P		8	\checkmark
		5	0V	\checkmark	
6	Im	on1N		18	\checkmark
7	Im	on2N		19	\checkmark
8	Im	on3N		20	\checkmark
9	Im	on4N		21	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.11	1mV	\checkmark
+15v TP4	14.97	1mV	\checkmark
-15v TP6	-15.01	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP30P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	r.m.s 0.485	Pin 3 to Pin 4	0.486	<u>(+/-0.1v)</u> √
2	0.47-0.49v	0.487	Pin 7 to Pin 8	0.488	\checkmark
3	0.47-0.49v	0.486	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?			
Ch1	\checkmark			
Ch2	\checkmark			
Ch3	\checkmark			
Ch4	\checkmark			

Unit	T TOP30P	.Serial No
	Xen	
Date	5/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.1	\checkmark	-24.2	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-16.9	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.0	\checkmark	24.1	\checkmark	24.1	\checkmark	24.1	\checkmark

Unit	T TOP30P	Serial No
	Xen	
Date	5/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-131dB	-114dB	275Hz
Channel 2	Channel 1	-141dB	-114dB	437Hz
Channel 2	Channel 3	-129dB	-113dB	437Hz
Channel 3	Channel 2	-130dB	-112dB	479Hz
Channel 3	Channel 4	-137dB	-113dB	631Hz
Channel 4	Channel 3	-109dB	-71dB	174Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5∨	3.44	
Ch3	3.3-3.5v	3.44	
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit.......T_TOP31P.....Serial No Test Engineer....Xen.... Date......5/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP31P.....Serial No Test EngineerXen.... Date5/11/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP31P.....Serial No Test EngineerXen..... Date5/11/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP31P.....Serial No Test EngineerXen..... Date5/11/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	ESCRIPTION To J1 PIN	
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	odiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	Photodiode A- 14	
7	PD2N	Photodiode B-	Photodiode B- 15	
8	PD3N	Photodiode C-	Photodiode C- 16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL		To J1 PIN	OK?
1	Im	on1P		5	\checkmark
2	Im	on2P		6	\checkmark
3	Im	on3P		7	\checkmark
4	Im	on4P		8	\checkmark
		5	0V	\checkmark	
6	Im	on1N		18	\checkmark
7	Im	on2N		19	\checkmark
8	Im	on3N		20	
9	Im	on4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP31P.....Serial No Test EngineerXen..... Date5/11/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.99	1mV	\checkmark
+15v TP4	14.98	1mV	\checkmark
-15v TP6	-14.99	5mV	\checkmark

All Outputs smooth DC, no oscillation?	N	
	, v	

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP31P.....Serial No Test EngineerXen..... Date5/11/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP31P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP31P.....Serial No Test EngineerXen..... Date5/11/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP31P.....Serial No Test EngineerXen.... Date5/11/09....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.487	$\overline{\mathbf{v}}$
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP31P	.Serial No
	Xen	
Date	5/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.2	\checkmark	-24.1	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-16.9	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	17.0	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.1	\checkmark	24.2	\checkmark

Unit	T TOP31P	Serial No
	Xen	
Date	5/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-132dB	-106dB	437Hz
Channel 2	Channel 1	-139dB	-111dB	417Hz
Channel 2	Channel 3	-136dB	-112dB	479Hz
Channel 3	Channel 2	-136dB	-113dB	479Hz
Channel 3	Channel 4	-140dB	-110dB	229Hz
Channel 4	Channel 3	-156dB	-112dB	661Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP31P.....Serial No Test EngineerXen.... Date5/11/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.43	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit.......T_TOP32P.....Serial No Test Engineer....Xen.... Date......5/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP32P.....Serial No Test EngineerXen.... Date5/11/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP32P.....Serial No Test EngineerXen..... Date5/11/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP32P.....Serial No Test EngineerXen..... Date5/11/09.....

4. Continuity Checks

	-
. I	2
•	_

PIN	SIC	GNAL	DESCRIPTION To J1 PIN		OK?	
1	PD)1P	Photodiode	A+	1	\checkmark
2	PD)2P	Photodiode	B+	2	\checkmark
3	PD)3P	Photodiode	C+	3	\checkmark
4	PD)4P	Photodiode	Photodiode D+ 4		\checkmark
		5	0V		\checkmark	
6	PD)1N	Photodiode	A-	14	\checkmark
7	PD)2N	Photodiode B- 15		\checkmark	
8	PD)3N	Photodiode C- 16			
9	PD	94N	Photodiode	D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N	20		\checkmark	
9	Im	on4N			21	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP32P.....Serial No Test EngineerXen..... Date5/11/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.03	1mV	\checkmark
+15v TP4	14.80	1mV	\checkmark
-15v TP6	-15.01	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP32P.....Serial No Test EngineerXen..... Date5/11/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP32P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. **8.1 Both Filters out:** Remove W4 and W5 Measure and record the Beak to Beak output between TB0 and T

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.65	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP32P.....Serial No Test EngineerXen..... Date5/11/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.15	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP32P.....Serial No Test EngineerXen.... Date5/11/09....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.486	Pin 3 to Pin 4	0.487	\checkmark
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.486	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP32P	.Serial No
	Xen	
Date	5/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.0	\checkmark	-24.2	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.1	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark

Unit	T TOP32P	Serial No
	Xen	
Date	5/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-146dB	-107dB	457Hz
Channel 2	Channel 1	-132dB	-108dB	479Hz
Channel 2	Channel 3	-127dB	-111dB	437Hz
Channel 3	Channel 2	-137dB	-111dB	437Hz
Channel 3	Channel 4	-142dB	-112dB	229Hz
Channel 4	Channel 3	-131dB	-109dB	479Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP32P.....Serial No Test EngineerXen.... Date4/11/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

Ch4
\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.44	
Ch3	3.3-3.5v	3.44	
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP33P.....Serial No Test Engineer....Xen.... Date......6/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit.....T_TOP33P.....Serial No Test EngineerXen.... Date6/11/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP33P.....Serial No Test EngineerXen..... Date6/11/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP33P.....Serial No Test EngineerXen..... Date6/11/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+ 4 \checkmark		\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Imon2N				19	\checkmark
8	Im	on3N		20		
9	Imon4N			21	\checkmark	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP33P.....Serial No Test EngineerXen..... Date6/11/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.09	1mV	\checkmark
+15v TP4	14.84	1mV	\checkmark
-15v TP6	-14.89	5mV	\checkmark

All Outputs smooth DC, no oscillation?	N	
	, v	

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP33P.....Serial No Test EngineerXen..... Date6/11/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP33P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. **8.1 Both Filters out:** Remove W4 and W5 Measure and record the Beak to Beak output between TB0 and T

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP33P.....Serial No Test EngineerXen.... Date6/11/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.15	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP33P.....Serial No Test EngineerXen.... Date6/11/09....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.486	√
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.489	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP33P	.Serial No
	Xen	
Date	6/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.0	\checkmark	-24.0	\checkmark	-24.1	\checkmark	-24.0	\checkmark
-7v	-17.0	\checkmark	-16.9	\checkmark	-16.9	\checkmark	-16.9	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	17.0	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.0	\checkmark	24.1	\checkmark	24.1	\checkmark	24.0	\checkmark

Unit	T TOP33P	Serial No
	Xen	
Date	6/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-138dB	-115dB	363Hz
Channel 2	Channel 1	-137dB	-114dB	240Hz
Channel 2	Channel 3	-135dB	-107dB	363Hz
Channel 3	Channel 2	-150dB	-110dB	479Hz
Channel 3	Channel 4	-116dB	-110dB	631Hz
Channel 4	Channel 3	-117dB	-111dB	550Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP33P.....Serial No Test EngineerXen.... Date6/11/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not		\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP34P.....Serial No Test Engineer....Xen.... Date......6/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit.....T_TOP34P.....Serial No Test EngineerXen.... Date6/11/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier Stanford Syste		SR560	

Unit......T_TOP34P.....Serial No Test EngineerXen..... Date6/11/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP34P.....Serial No Test EngineerXen..... Date6/11/09.....

4. Continuity Checks

	-
	~
U	~

PIN	SIC	GNAL	DESCRIPTI	DESCRIPTION To J1 PIN		OK?
1	PD)1P	Photodiode	A+	1	\checkmark
2	PD)2P	Photodiode	B+	2	\checkmark
3	PD)3P	Photodiode	C+	3	\checkmark
4	PD)4P	Photodiode	Photodiode D+ 4		\checkmark
		5	0V 🗸			
6	PD)1N	Photodiode A- 1		14	\checkmark
7	PD)2N	Photodiode B-		15	\checkmark
8	PD)3N	Photodiode C-		16	
9	PD	94N	Photodiode	D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N			20	\checkmark
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP34P.....Serial No Test EngineerXen..... Date6/11/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.07	1mV	\checkmark
+15v TP4	14.93	1mV	\checkmark
-15v TP6	-14.92	5mV	\checkmark

	All Outputs smooth DC, no oscillation?	\sim	
--	--	--------	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP34P.....Serial No Test EngineerXen.... Date6/1//09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP34P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. **8.1 Both Filters out:** Remove W4 and W5 Measure and record the Peak to Peak output between TP0 and T

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.65	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP34P.....Serial No Test EngineerXen..... Date6/11/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP34P.....Serial No Test EngineerXen.... Date6/11/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.486	Pin 3 to Pin 4	0.487	$\sqrt{17010}$
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.484	Pin 11 to Pin 12	0.486	\checkmark
4	0.47-0.49v	0.487	Pin 15 to Pin 16	0.489	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?	
Ch1	\checkmark	
Ch2	\checkmark	
Ch3	\checkmark	
Ch4	\checkmark	

Unit	T TOP34P	.Serial No
	Xen	
Date	6/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.1	\checkmark	-24.1	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-16.9	\checkmark
-5v	-12.1	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	16.9	\checkmark	16.9	\checkmark
10v	24.1	\checkmark	24.1	\checkmark	24.1	\checkmark	24.1	\checkmark

Unit	T TOP34P	.Serial No
Test Engineer	Xen	
Date	6/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-143dB	-111dB	417Hz
Channel 2	Channel 1	-141dB	-112dB	661Hz
Channel 2	Channel 3	-134dB	-110dB	479Hz
Channel 3	Channel 2	-136dB	-109dB	229Hz
Channel 3	Channel 4	-136dB	-110dB	275Hz
Channel 4	Channel 3	-133dB	-109dB	422Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP34P.....Serial No Test EngineerXen.... Date6/11/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not		\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.45	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP35P.....Serial No Test Engineer....Xen.... Date......9/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP35P.....Serial No Test EngineerXen.... Date9/11/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	nit (e.g. DVM) Manufacturer		Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP35P.....Serial No Test EngineerXen..... Date6/11/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP35P.....Serial No Test EngineerXen.... Date6/11/09....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N			20	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP35P.....Serial No Test EngineerXen..... Date6/11/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.08	1mV	\checkmark
+15v TP4	14.94	1mV	\checkmark
-15v TP6	-15.07	5mV	\checkmark

All Outputs smooth DC, no oscillation?	N	
	, v	

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP35P.....Serial No Test EngineerXen..... Date6/11/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP35P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.65	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP35P.....Serial No Test EngineerXen.... Date6/11/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.15	3v to 3.4v	\checkmark
Ch2	3.15	3v to 3.4v	\checkmark
Ch3	3.15	3v to 3.4v	\checkmark
Ch4	3.15	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP35P.....Serial No Test EngineerXen.... Date9/11/09....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.486	Pin 3 to Pin 4	0.487	
2	0.47-0.49v	0.487	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.486	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.487	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP35P	.Serial No
	Xen	
Date	9/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.2	\checkmark	-24.2	\checkmark	-24.2	\checkmark
-7v	-16.9	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.0		-12.0	\checkmark	-12.1	\checkmark	-12.1	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.8	\checkmark	16.9	\checkmark	16.9	\checkmark	17.0	\checkmark
10v	24.1	\checkmark	24.2	\checkmark	24.0	\checkmark	24.1	\checkmark

Unit	T TOP35P	.Serial No
	Xen	
Date	9/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-137dB	-112dB	417Hz
Channel 2	Channel 1	-130dB	-114dB	871Hz
Channel 2	Channel 3	-144dB	-113dB	437Hz
Channel 3	Channel 2	-136dB	-111dB	692Hz
Channel 3	Channel 4	-136dB	-111dB	479Hz
Channel 4	Channel 3	-140dB	-112dB	661Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP35P.....Serial No Test EngineerXen.... Date9/11/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.45	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP36P.....Serial No Test Engineer....Xen.... Date......9/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit.....T_TOP36P.....Serial No Test EngineerXen.... Date9/11/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	re-amplifier Stanford Systems		

Unit......T_TOP36P.....Serial No Test EngineerXen..... Date9/11/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP36P.....Serial No Test EngineerXen.... Date9/11/09....

4. Continuity Checks

-	-
	^
	/
•	_

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B- 15		\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL		To J1 PIN	OK?
1	Im	on1P		5	\checkmark
2	Im	on2P		6	\checkmark
3	Im	on3P		7	\checkmark
4	Im	on4P		8	\checkmark
		5	0V	\checkmark	
6	Im	on1N		18	\checkmark
7	Im	on2N		19	\checkmark
8	Im	on3N		20	\checkmark
9	Im	on4N		21	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP36P.....Serial No Test EngineerXen..... Date9/11/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.04	1mV	\checkmark
+15v TP4	14.92	1mV	\checkmark
-15v TP6	-14.93	5mV	\checkmark

All Outputs smooth DC, no oscillation?	N	
	, v	

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP36P.....Serial No Test EngineerXen..... Date9/11/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP36P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.8	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.8	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP36P.....Serial No Test EngineerXen.... Date9/11/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP36P.....Serial No Test EngineerXen.... Date9/11/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.486	Pin 3 to Pin 4	0.487	\checkmark
2	0.47-0.49v	0.486	Pin 7 to Pin 8	0.487	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.486	Pin 15 to Pin 16	0.488	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP36P	Serial No
	Xen	
Date	9/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.1	\checkmark	-24.1	\checkmark	-24.1	\checkmark	-24.1	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-16.9	\checkmark	-16.8	\checkmark
-5v	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	17.0	\checkmark	16.9	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.2	\checkmark	24.1	\checkmark	24.1	\checkmark	24.2	\checkmark

Unit	T TOP36P	.Serial No
Test Engineer	Xen	
Date	9/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-132dB	-110dB	229Hz
Channel 2	Channel 1	-145dB	-108dB	219Hz
Channel 2	Channel 3	-135dB	-113dB	232Hz
Channel 3	Channel 2	-118dB	-110dB	525Hz
Channel 3	Channel 4	-136dB	-110dB	479Hz
Channel 4	Channel 3	-131dB	-113dB	871Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP36P.....Serial No Test EngineerXen.... Date9/11/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.44	
Ch3	3.3-3.5v	3.44	
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v1 Advanced LIGO UK

6 May 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail N.Lockerbie@phys.strath.ac.uk

http://www.ligo.caltech.edu/

http://www.physics.gla.ac.uk/igr/sus/

<u>http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html</u> <u>http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm</u>

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP37P.....Serial No Test Engineer....Xen.... Date......10/11/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP37P.....Serial No Test EngineerXen.... Date10/11/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	Tektronix	2225	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP37P.....Serial No Test EngineerXen..... Date9/11/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP37P.....Serial No Test EngineerXen.... Date9/11/09....

4. Continuity Checks

-	-
	^
	/
•	_

PIN	SIGNAL	DESCRIPTION	DESCRIPTION To J1 PIN	
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P		5		\checkmark
2	Im	on2P	6		\checkmark	
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Imon2N		19	\checkmark		
8	Im	on3N			20	\checkmark
9	Imon4N				21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP37P.....Serial No Test EngineerXen..... Date9/11/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.97	1mV	\checkmark
+15v TP4	14.80	1mV	\checkmark
-15v TP6	-14.90	5mV	\checkmark

	All Outputs smooth DC, no oscillation?	\sim	
--	--	--------	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP37P.....Serial No Test EngineerXen..... Date9/11/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP37P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch2	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch3	4.75	4.9	4.9	4.7v to 5v	\checkmark
Ch4	4.75	4.9	4.9	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP37P.....Serial No Test EngineerXen.... Date9/11/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.15	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP37P.....Serial No Test EngineerXen.... Date9/11/09....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.22	Pin 1 to Pin 2	1.22	\sim
2	1.15-1.25v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	1.15-1.25v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	1.15-1.25v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.485	Pin 3 to Pin 4	0.487	√
2	0.47-0.49v	0.485	Pin 7 to Pin 8	0.486	\checkmark
3	0.47-0.49v	0.485	Pin 11 to Pin 12	0.487	\checkmark
4	0.47-0.49v	0.485	Pin 15 to Pin 16	0.487	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?	
Ch1	\checkmark	
Ch2	\checkmark	
Ch3	\checkmark	
Ch4	\checkmark	

Unit	T TOP37P	.Serial No
	Xen	
Date	9/11/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.1	\checkmark	-24.2	\checkmark	-24.2	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.1	\checkmark	-12.0	\checkmark	-12.0	\checkmark	-12.0	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.3	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark	12.0	\checkmark
7v	16.9	\checkmark	16.8	\checkmark	16.9	\checkmark	16.8	\checkmark
10v	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark	24.0	\checkmark

Unit	T TOP37P	Serial No
Test Engineer	Xen	
Date	9/11/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT CHANNEL	OUTPUT CHANNEL	Output at 10Hz	Max o/p	@Freq
Channel 1	Channel 2	-135dB	-116dB	240Hz
Channel 2	Channel 1	-143dB	-113dB	275Hz
Channel 2	Channel 3	-132dB	-111dB	955Hz
Channel 3	Channel 2	-143dB	-109dB	437Hz
Channel 3	Channel 4	-142dB	-112dB	832Hz
Channel 4	Channel 3	-138dB	-110dB	437Hz

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit......T_TOP37P.....Serial No Test EngineerXen.... Date10/11/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

Ch4
\checkmark

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP38P.....Serial No Test EngineerXen.... Date10/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP38P.....Serial No Test EngineerXen.... Date10/12/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP38P.....Serial No Test EngineerXen..... Date9/12/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP38P.....Serial No Test EngineerXen.... Date9/12/09.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION To J1 PIN		OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C- 16		
9	PD4N	Photodiode D-	Photodiode D- 17	

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP38P.....Serial No Test EngineerXen..... Date9/12/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator

Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record	regulator	r outputs:
--------	-----------	------------

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.14	1mV	\checkmark
+15v TP4	14.94	1mV	\checkmark
-15v TP6	-15.10	5mV	\checkmark

All Outputs smooth DC, no oscillation?	1	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP38P	Serial No
	Xen	
-	9/12/09	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP38P.....Serial No Test EngineerXen....

Date9/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.

8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP38P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.15	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP38P.....Serial No Test EngineerXen.... Date9/12/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	\sim
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor	Monitor Pins	Monitor Voltage	Pass/Fail: Equal?
		r.m.s		0.100	<u>(+/- 0.1v)</u>
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.480	\checkmark
2	0.47-0.49v	0.480	Pin 7 to Pin 8	0.481	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit......T_TOP38P.....Serial No Test EngineerXen.... Date10/12/09.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.8	\checkmark	-24.8	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.3	\checkmark	-17.3	\checkmark	-17.2	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.42	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.3	\checkmark	12.3	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.2	\checkmark	17.1	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP38P.....Serial No Test EngineerXen.... Date10/12/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.45	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP39P.....Serial No Test EngineerXen.... Date10/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP39P.....Serial No Test EngineerXen..... Date10/12/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier Stanford System		SR560	

Unit......T_TOP39P.....Serial No Test EngineerXen..... Date10/12/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP39P	Serial No
Test Engineer	Xen	
Date	10/12/09	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C- 16		
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIC	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P	7		7	\checkmark
4	Im	on4P	8		8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N	19		\checkmark	
8	Im	on3N	20		\checkmark	
9	Im	on4N			21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP39P.....Serial No Test EngineerXen..... Date10/12/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regulator outputs.						
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?			
+12v TP5	12.07	1mV	\checkmark			
+15v TP4	14.92	1mV	\checkmark			
-15v TP6	-15.06	5mV	\checkmark			

Record regulator outputs:

All Outputs smooth DC, no oscillation?	1	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP39P	Serial No
Test Engineer	Xen	
Date	10/12/09	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP39P.....Serial No Test EngineerXen.....

Date10/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP39P.....Serial No Test EngineerXen..... Date10/12/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

-	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.49	0.4v to 0.5v	\checkmark
Ch2	0.49	0.4v to 0.5v	\checkmark
Ch3	0.49	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP39P.....Serial No Test EngineerXen..... Date10/12/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.480	√
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.482	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP39P	.Serial No
	Xen	
Date	10/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.3	\checkmark	-17.2	\checkmark	-17.1	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark	2.4	\checkmark
5v	12.1	\checkmark	12.2	\checkmark	12.2	\checkmark	12.1	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.1	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP39P.....Serial No Test EngineerXen..... Date10/12/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP40P.....Serial No Test EngineerXen.... Date10/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP40P.....Serial No Test EngineerXen.... Date10/12/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C104 and C105 on all channels and replaced capacitors C102 and C103 with a 33pF polypropylene capacitor on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP40P.....Serial No Test EngineerXen.... Date10/12/09.....

4. Continuity Checks

J	2
U	~

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIG	SNAL			To J1 PIN	OK?
1	Imc	on1P			5	\checkmark
2	Imc	on2P			6	\checkmark
3	Imc	on3P			7	\checkmark
4	Imc	on4P			8	\checkmark
		5	0V		\checkmark	
6	Imc	on1N			18	\checkmark
7	Imc	on2N			19	\checkmark
8	Imc	on3N	20			
9	Imc	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP40P.....Serial No Test EngineerXen...... Date10/12/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regula	ator outputs:		
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.09	1mV	\checkmark
+15v TP4	14.89	1mV	\checkmark
-15v TP6	-14.98	5mV	\checkmark

d regulator output

All Outputs smooth DC, no oscillation?	١	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP40P	Serial No
Test Engineer	Xen	
Date	10/12/09	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP40P.....Serial No Test EngineerXen.....

Date10/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.35	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....T_TOP40P.....Serial No Test EngineerXen.....

Date10/12/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.5	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP40P.....Serial No Test EngineerXen..... Date10/12/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.478	Pin 3 to Pin 4	0.480	√
2	0.47-0.49v	0.480	Pin 7 to Pin 8	0.481	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.482	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP40P	.Serial No
	Xen	
Date	10/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5		-24.5	\checkmark	-24.5	\checkmark
-7v	-17.0	\checkmark	-17.1	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.2	\checkmark	-12.5		-12.2	\checkmark	-12.2	\checkmark
-1v	-2.4	\checkmark	-2.4		-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0		0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.4		2.42	\checkmark	2.41	\checkmark
5v	12.1	\checkmark	12.1	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0		17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP40P.....Serial No Test EngineerXen..... Date10/12/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.45	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP41P.....Serial No Test EngineerXen.... Date10/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP41P.....Serial No Test EngineerXen..... Date10/12/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP41P.....Serial No Test EngineerXen..... Date10/12/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP41P	Serial No
Test Engineer	Xen	
Date	10/12/09	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	Photodiode B- 15	
8	PD3N	Photodiode C- 16		
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP41P.....Serial No Test EngineerXen..... Date10/12/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure an

Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.02	1mV	\checkmark
+15v TP4	14.92	1mV	\checkmark
-15v TP6	-14.95	5mV	\checkmark

All Outputs smooth DC, no oscillation?	1	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP41P.....Serial No Test EngineerXen..... Date10/12/09.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP41P.....Serial No Test EngineerXen.....

Date10/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.45	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....T_TOP41P.....Serial No Test EngineerXen.....

Date10/12/09.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.25	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.15	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.49	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP41P.....Serial No Test EngineerXen.... Date10/12/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor	Monitor Pins	Monitor Voltage	Pass/Fail: Equal?
1	0.47-0.49∨	r.m.s 0.479	Pin 3 to Pin 4	0.480	(+/- 0.1v)
2	0.47-0.49v	0.480	Pin 7 to Pin 8	0.481	~
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP41P	.Serial No
	Xen	
Date	10/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.1	\checkmark	-17.4	\checkmark	-17.2	\checkmark	-17.2	\checkmark
-5v	-12.4		-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.4		-2.42	\checkmark	-2.41	\checkmark	-2.41	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.41	\checkmark	2.41	\checkmark	2.42	\checkmark
5v	12.0	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.1	\checkmark	17.2	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP41P.....Serial No Test EngineerXen..... Date10/12/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.45	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit.......T_TOP42P.....Serial No Test EngineerXen..... Date11/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP42P.....Serial No Test EngineerXen..... Date11/12/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP42P.....Serial No Test EngineerXen..... Date11/12/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP42P	Serial No
	Xen	
Date	11/12/09	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIC	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Imon2P		6	\checkmark		
3	Imon3P		7	\checkmark		
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Imon1N				18	\checkmark
7	Imon2N				19	\checkmark
8	Imon3N				20	\checkmark
9	Imon4N				21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP42P.....Serial No Test EngineerXen......

Date11/12/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regulator outputs:					
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?		
+12v TP5	12.07	1mV	\checkmark		
+15v TP4	14.93	1mV	\checkmark		
-15v TP6	-15.01	5mV	\checkmark		

	All Outputs smooth DC, no oscillation?	N	
--	--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP42P	Serial No
	Xen	
-	11/12/09	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indic	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP42P.....Serial No Test EngineerXen.....

Date11/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP42P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.15	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.49	0.4v to 0.5v	\checkmark
Ch2	0.49	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP42P.....Serial No Test EngineerXen..... Date11/12/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.480	Pin 3 to Pin 4	0.481	√
2	0.47-0.49v	0.480	Pin 7 to Pin 8	0.481	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP42P	.Serial No
	Xen	
Date	11/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.1	\checkmark	-17.1	\checkmark	-17.0	\checkmark
-5v	-12.4	\checkmark	-12.2	\checkmark	-12.3	\checkmark	-12.3	\checkmark
-1v	-2.41	\checkmark	-2.4	\checkmark	-2.41	\checkmark	-2.41	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.41	\checkmark	2.4	\checkmark	2.4	\checkmark	2.41	\checkmark
5v	12.2	\checkmark	12.1	\checkmark	12.1	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP42P.....Serial No Test EngineerXen..... Date11/12/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.45	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP43P.....Serial No Test EngineerXen.... Date14/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP43P.....Serial No Test EngineerXen.... Date14/12/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

Unit......T_TOP43P.....Serial No Test EngineerXen..... Date11/12/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP43P	Serial No
	Xen	
Date	11/12/09	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C- 16		
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP43P.....Serial No Test EngineerXen..... Date11/12/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

Observe the output on an analogue oscilloscope, set to AC. Measure record the peak to peak noise on each output.

Record	regulator	outputs:	

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.07	1mV	\checkmark
+15v TP4	14.88	1mV	\checkmark
-15v TP6	-15.02	5mV	\checkmark

All Outputs smooth DC, no oscillation?)	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP43P	Serial No
	Xen	
-	11/12/09	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP43P.....Serial No Test EngineerXen....

Date11/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP43P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP43P.....Serial No Test EngineerXen.... Date14/12/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.480	<u>(</u> +/- 0.1∨) √
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.479	Pin 11 to Pin 12	0.481	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP43P	.Serial No
	Xen	
Date	14/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark
-5v	-12.4	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.41	\checkmark	-2.41	\checkmark	-2.42	\checkmark	-2.42	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.41	\checkmark	2.41	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	-12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.2	\checkmark
10v	24.3	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP43P.....Serial No Test EngineerXen.... Date14/12/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP44P.....Serial No Test EngineerXen.... Date14/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP44P.....Serial No Test EngineerXen.... Date14/12/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP44P.....Serial No Test EngineerXen..... Date14/12/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP44P.....Serial No Test EngineerXen..... Date14/12/09.....

4. Continuity Checks

	-
	7
J	~

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	Photodiode B- 15	
8	PD3N	Photodiode C-	Photodiode C- 16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N	20		\checkmark	
9	Im	on4N			21	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP44P.....Serial No Test EngineerXen......

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

Observe the output on an analogue oscilloscope, set to AC. Me record the peak to peak noise on each output.

Record regula	ator	out	put	s:
	-			

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.06	1mV	\checkmark
+15v TP4	14.92	1mV	\checkmark
-15v TP6	-15.03	5mV	\checkmark

All Outputs smooth DC, no oscillation?	1	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP44P	Serial No
Test Engineer	Xen	
Date	14/12/09	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP44P.....Serial No Test EngineerXen.....

Date14/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

Unit.....T_TOP44P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.49	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP44P.....Serial No Test EngineerXen..... Date14/12/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.480	(+/- 0.1V) √
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.479	Pin 11 to Pin 12	0.481	\checkmark
4	0.47-0.49v	0.480	Pin 15 to Pin 16	0.482	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP44P	Serial No
	Xen	
Date	14/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.1	\checkmark	-17.2	\checkmark	-17.1	\checkmark	-17.1	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.41	\checkmark	-2.42		-2.42	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0		0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.1	\checkmark	17.1	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP44P.....Serial No Test EngineerXen..... Date14/12/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	
Ch2	3.3-3.5v	3.44	
Ch3	3.3-3.5∨	3.44	
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP45P.....Serial No Test EngineerXen.... Date14/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP45P.....Serial No Test EngineerXen..... Date14/12/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP45P.....Serial No Test EngineerXen..... Date14/12/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP45P	Serial No
Test Engineer	Xen	
Date	14/12/09	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIC	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N	20		20	\checkmark
9	Im	on4N			21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP45P.....Serial No Test EngineerXen..... Date14/12/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure an

Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regula	ator outputs:	
Regulator	Output voltage	

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.09	1mV	\checkmark
+15v TP4	14.80	1mV	\checkmark
-15v TP6	-14.96	5mV	\checkmark

All Outputs smooth DC, no oscillation?	· \	
--	-----	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP45P	Serial No
Test Engineer	Xen	
Date	14/12/09	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indic	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP45P.....Serial No Test EngineerXen.....

Date14/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....T_TOP45P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.5	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP45P.....Serial No Test EngineerXen.... Date14/12/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor	Monitor Pins	Monitor Voltage	Pass/Fail: Equal?
1	0.47-0.49v	r.m.s 0.478	Pin 3 to Pin 4	0.479	(+/- 0.1v)
2	0.47-0.49v	0.480	Pin 7 to Pin 8	0.481	
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.481	

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?	
Ch1	\checkmark	
Ch2	\checkmark	
Ch3	\checkmark	
Ch4	\checkmark	

Unit	T TOP45P	.Serial No
	Xen	
Date	14/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.1	\checkmark	-17.4	\checkmark	-17.0	\checkmark	-17.2	\checkmark
-5v	-12.2	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.4	\checkmark	-2.42	\checkmark	-2.4	\checkmark	-2.42	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.41	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.1	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP45P.....Serial No Test EngineerXen..... Date14/12/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	
Ch2	3.3-3.5v	3.45	
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP46P.....Serial No Test EngineerXen.... Date15/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP46P.....Serial No Test EngineerXen..... Date15/12/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP46P.....Serial No Test EngineerXen..... Date15/12/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP46P	.Serial No
Test Engineer .	Xen	
Date	15/12/09	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION To J1 PIN		OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP46P.....Serial No Test EngineerXen..... Date15/12/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regulator outputs:					
Regulator Output voltage					

			+/- 0.5v?
+12v TP5	12.07	1mV	\checkmark
+15v TP4	14.94	1mV	\checkmark
-15v TP6	-15.03	5mV	\checkmark

All Outputs smooth DC, no oscillation?	? \	
--	-----	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

Nominal

If the supplies are correct, proceed to the next test.

Unit	T TOP46P	Serial No
Test Engineer	Xen	
Date	15/12/09	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP46P.....Serial No Test EngineerXen.....

Date15/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....T_TOP46P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.5	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP46P.....Serial No Test EngineerXen.... Date15/12/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor	Monitor Pins	Monitor Voltage	Pass/Fail: Equal?
1	0.47-0.49∨	r.m.s 0.478	Pin 3 to Pin 4	0.479	(+/- 0.1v)
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.481	

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP46P	.Serial No
	Xen	
Date	15/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.2	\checkmark	-17.0	\checkmark	-17.1	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.2	\checkmark	-12.5	\checkmark
-1v	-2.4	\checkmark	-2.42	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.4	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.1	\checkmark	17.0	\checkmark	17.1	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP46P.....Serial No Test EngineerXen..... Date15/12/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	
Ch2	3.3-3.5v	3.44	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.43	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP47P.....Serial No Test EngineerXen.... Date16/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP47P.....Serial No Test EngineerXen..... Date16/12/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP47P.....Serial No Test EngineerXen..... Date15/12/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP47P	Serial No
Test Engineer	Xen	
Date	15/12/09	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIC	GNAL		To J1 PIN	OK?
1	Im	on1P		5	\checkmark
2	Im	on2P		6	\checkmark
3	Im	on3P		7	\checkmark
4	Im	on4P		8	\checkmark
		5	0V	\checkmark	
6	Im	on1N		18	\checkmark
7	Im	on2N		19	\checkmark
8	Im	on3N		20	\checkmark
9	Im	on4N		21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP47P.....Serial No Test EngineerXen......

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regula			
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.95	1mV	\checkmark
+15v TP4	14.79	1mV	\checkmark
-15v TP6	-15.02	5mV	\checkmark

Record regulator outputs:

All Outputs smooth DC, no oscillation?
--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP47P	Serial No
	Xen	
Date	15/12/09	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP47P....Serial No Test EngineerXen....

Date15/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3.3v to 3.7v	\checkmark
Ch2	3.35	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

Unit.....T_TOP47P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.5	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP47P.....Serial No Test EngineerXen..... Date15/12/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	\sim
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.480	<u>(+/-0.1v)</u> √
2	0.47-0.49v	0.480	Pin 7 to Pin 8	0.481	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.482	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP47P	.Serial No
	Xen	
Date	16/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.1	\checkmark	-17.0	\checkmark	-17.0	\checkmark	-17.2	\checkmark
-5v	-12.5	\checkmark	-12.2	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.42	\checkmark	-2.41	\checkmark	-2.41	\checkmark	-2.43	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark	2.41	\checkmark
5v	12.2	\checkmark	12.0	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.3	\checkmark	24.4	\checkmark	14.3	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.45	
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP48P.....Serial No Test EngineerXen.... Date16/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: \checkmark

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

J2

PIN	SIG	SNAL	DESCRIPTI	ON	To J1 PIN	OK?
1	PD	1P	Photodiode	A+	1	\checkmark
2	PD	2P	Photodiode	B+	2	\checkmark
3	PD	3P	Photodiode	C+	3	\checkmark
4	PD	4P	Photodiode	D+	4	\checkmark
		5	0V		\checkmark	
6	PD	1N	Photodiode	A-	14	\checkmark
7	PD	2N	Photodiode	B-	15	\checkmark
8	PD	3N	Photodiode C- 16		16	
9	PD	4N	Photodiode	D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P	7		\checkmark	
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Imon2N				19	\checkmark
8	Imon3N				20	\checkmark
9	Im	on4N			21	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.05	1mV	\checkmark
+15v TP4	14.95	1mV	\checkmark
-15v TP6	-15.02	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP48P.....Serial No Test EngineerXen.....

Date16/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.8	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.8	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.8	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....T_TOP48P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.25	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.3	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.49	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.202	Pin 9 to Pin 10	1.202	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.478	Pin 3 to Pin 4	0.480	√
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.479	Pin 11 to Pin 12	0.481	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP48P	.Serial No
	Xen	
Date	16/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.1	\checkmark	-17.1	\checkmark	-17.1	\checkmark	-17.1	\checkmark
-5v	-12.4	\checkmark	-12.3	\checkmark	-12.4	\checkmark	-12.4	\checkmark
-1v	-2.4	\checkmark	-2.41	\checkmark	-2.41	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.4	\checkmark	2.4	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.0	\checkmark	12.1	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.4	\checkmark	24.4	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP49P.....Serial No Test EngineerXen.... Date16/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: \checkmark

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

4. Continuity Checks

J2

PIN	SIG	SNAL	DESCRIPTION To J1		To J1 PIN	OK?
1	PD	1P	Photodiode	A+	1	\checkmark
2	PD	2P	Photodiode	B+	2	\checkmark
3	PD	3P	Photodiode	C+	3	\checkmark
4	PD	4P	Photodiode	D+	4	\checkmark
		5	0V		\checkmark	
6	PD	1N	Photodiode	A-	14	\checkmark
7	PD	2N	Photodiode B-		15	\checkmark
8	PD	3N	Photodiode C-		16	
9	PD	4N	Photodiode	D-	17	\checkmark

J5

PIN	SI	GNAL		To J1 PIN	OK?
1	Im	on1P		5	\checkmark
2	Im	on2P		6	\checkmark
3	Im	on3P		7	\checkmark
4	Im	on4P		8	\checkmark
		5	0V	\checkmark	
6	Im	on1N		18	\checkmark
7	Imon2N			19	\checkmark
8	Imon3N			20	\checkmark
9	Im	on4N		21	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

Observe the output on an analogue oscilloscope, set to AC. Measure record the peak to peak noise on each output.

Record	regulator	outputs:
--------	-----------	----------

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.93	1mV	\checkmark
+15v TP4	14.95	1mV	\checkmark
-15v TP6	-14.97	5mV	\checkmark

All Outputs smooth DC, no oscillation?)	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP49P	Serial No
Test Engineer	Xen	
Date	16/12/09	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP49P.....Serial No Test EngineerXen.....

Date16/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit.....T_TOP49P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.5	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.481	<u>(+/-0.1v)</u> √
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.486	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?			
Ch1	\checkmark			
Ch2	\checkmark			
Ch3	\checkmark			
Ch4	\checkmark			

Unit	T TOP49P	.Serial No
	Xen	
Date	16/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.1	\checkmark	-12.2	\checkmark	-17.1	\checkmark	-17.1	\checkmark
-5v	-12.4	\checkmark	-12.4	\checkmark	-12.4	\checkmark	-12.3	\checkmark
-1v	-2.4	\checkmark	-2.42	\checkmark	-2.41	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark	2.41	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.1	\checkmark	17.1	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.45	
Ch2	3.3-3.5v	3.45	
Ch3	3.3-3.5v	3.44	
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP50P.....Serial No Test EngineerXen.... Date17/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP50P	Serial No
Test Engineer	Xen	
Date	16/12/09	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP50P.....Serial No Test EngineerXen..... Date16/12/09.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

Observe the output on an analogue oscilloscope, set to AC. Measure record the peak to peak noise on each output.

Record	regu	lator	out	tput	IS:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.06	1mV	\checkmark
+15v TP4	14.94	1mV	\checkmark
-15v TP6	-14.95	5mV	\checkmark

All Outputs smooth DC, no oscillation?)	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP50P	Serial No
Test Engineer	Xen	
Date	16/12/09	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP50P.....Serial No Test EngineerXen.....

Date17/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP50P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.25	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP50P.....Serial No Test EngineerXen.... Date17/12/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.480	<u>(+/-0.1v)</u> √
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.479	Pin 11 to Pin 12	0.481	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.480	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP50P	.Serial No
	Xen	
Date	17/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.1	\checkmark	-17.0	\checkmark	-17.0	\checkmark
-5v	-12.5		-12.5	\checkmark	-12.2	\checkmark	-12.2	\checkmark
-1v	-2.41	\checkmark	-2.42		-2.4	\checkmark	-2.41	\checkmark
0v	0	\checkmark	0		0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.42	\checkmark	2.42	\checkmark	2.41	\checkmark
5v	12.1	\checkmark	12.1	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit	T TOP50P	Serial No
	Xen	
Date	17/12/09	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL			
Channel 1	Channel 2	-143dB	-114dB	229Hz
Channel 2	Channel 1	-143dB	-115dB	275Hz
Channel 2	Channel 3	-139dB	-114dB	316Hz
Channel 3	Channel 2	-137dB	-116dB	240Hz
Channel 3	Channel 4	-158dB	-115dB	724Hz
Channel 4	Channel 3	-138dB	-113dB	871Hz

Unit......T_TOP50P.....Serial No Test EngineerXen..... Date17/12/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.45	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP51P.....Serial No Test EngineerXen.... Date17/12/09.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP51P.....Serial No Test EngineerXen..... Date17/12/09.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP51P.....Serial No Test EngineerXen..... Date17/12/09.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP51P	Serial No
Test Engineer	Xen	
Date	17/12/09	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION To J1 PIN		OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIC	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P	7		\checkmark	
4	Im	on4P	8		\checkmark	
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N			20	\checkmark
9	Im	on4N			21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP51P.....Serial No Test EngineerXen..... Date17/12/09.....

240

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.95	1mV	\checkmark
+15v TP4	14.94	1mV	\checkmark
-15v TP6	-15.04	5mV	\checkmark

Record regulator outputs:

All Outputs smooth DC, no oscillation?	? \	
--	-----	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP51P	Serial No
Test Engineer	Xen	
Date	17/12/09	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP51P.....Serial No Test EngineerXen.....

Date17/12/09.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP51P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.25	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP51P.....Serial No Test EngineerXen..... Date17/12/09.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.480	√
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.482	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP51P	.Serial No
	Xen	
Date	17/12/09	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5		-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.2		-17.2	\checkmark	-17.0	\checkmark
-5v	-12.4	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.2	\checkmark
-1v	-2.4	\checkmark	-2.42		-2.42	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.41	\checkmark	2.42		2.41	\checkmark	2.41	\checkmark
5v	12.2	\checkmark	12.2		12.1	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.1	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP51P.....Serial No Test EngineerXen..... Date17/12/09.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP52P.....Serial No Test EngineerXen.... Date4/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP52P.....Serial No Test EngineerXen.... Date4/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP52P.....Serial No Test EngineerXen..... Date4/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP52P.....Serial No Test EngineerXen.... Date4/1/10.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C- 16 🗸		\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP52P.....Serial No Test EngineerXen.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record	regulator	outputs:
--------	-----------	----------

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.96	1mV	\checkmark
+15v TP4	14.88	1mV	\checkmark
-15v TP6	-15.10	5mV	\checkmark

All Outputs smooth DC, no oscillation?	1	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP52P	Serial No
	Xen	
Date	4/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP52P.....Serial No Test EngineerXen.....

Date4/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.35	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP52P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.5	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP52P.....Serial No Test EngineerXen..... Date4/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	\sim
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor	Monitor Pins	Monitor Voltage	Pass/Fail: Equal?
1	0.47-0.49v	r.m.s 0.479	Pin 3 to Pin 4	0.480	(+/- 0.1v) √
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	Ń
3	0.47-0.49v	0.479	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?			
Ch1	\checkmark			
Ch2	\checkmark			
Ch3	\checkmark			
Ch4	\checkmark			

Unit......T_TOP52P.....Serial No Test EngineerXen.... Date4/1/10.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.1	\checkmark	-17.0	\checkmark	-17.1	\checkmark
-5v	-12.5	\checkmark	-12.4	\checkmark	-12.3	\checkmark	-12.3	\checkmark
-1v	-2.41	\checkmark	-2.41	\checkmark	-2.4	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.41	\checkmark	2.41	\checkmark	2.41	\checkmark	2.42	\checkmark
5v	12.1	\checkmark	12.1	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.1	\checkmark	17.1	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP52P.....Serial No Test EngineerXen.... Date4/1/10.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP53P.....Serial No Test EngineerXen.... Date4/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP53P.....Serial No Test EngineerXen.... Date4/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP53P.....Serial No Test EngineerXen..... Date4/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP53P.....Serial No Test EngineerXen.... Date4/1/10.....

4. Continuity Checks

	-
	7
J	~

PIN	SIC	GNAL	DESCRIPTI	ON	To J1 PIN	OK?
1	PD)1P	Photodiode	A+	1	\checkmark
2	PD)2P	Photodiode	B+	2	\checkmark
3	PD)3P	Photodiode	C+	3	\checkmark
4	PD)4P	Photodiode	D+	4	\checkmark
		5	0V		\checkmark	
6	PD)1N	Photodiode	A-	14	\checkmark
7	PD)2N	Photodiode	B-	15	\checkmark
8	PD)3N	Photodiode C- 16			
9	PD	94N	Photodiode	D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N			20	\checkmark
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T TOP53P......Serial No Test EngineerXen.....

Date4/1/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regula			
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.07	1mV	\checkmark
+15v TP4	14.94	1mV	

-15.06

.

-15v TP6

All Outputs smooth DC, no oscillation?
--

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	300mA

5mV

 $\sqrt{}$

If the supplies are correct, proceed to the next test.

Unit	T TOP53P	.Serial No
	Xen	
Date	4/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP53P.....Serial No Test EngineerXen.....

Date4/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP53P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.5	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP53P.....Serial No Test EngineerXen..... Date4/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	\sim
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.478	Pin 3 to Pin 4	0.480	<u>(+/= 0.1 v)</u> √
2	0.47-0.49v	0.480	Pin 7 to Pin 8	0.481	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.479	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?			
Ch1	\checkmark			
Ch2	\checkmark			
Ch3	\checkmark			
Ch4	\checkmark			

Unit	T TOP53P	.Serial No
	Xen	
Date	4/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark	-17.1	\checkmark
-5v	-12.4	\checkmark	-12.3	\checkmark	-12.3	\checkmark	-12.3	\checkmark
-1v	-2.42	\checkmark	-2.41	\checkmark	-2.42	\checkmark	2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.41	\checkmark	2.4	\checkmark	2.42	\checkmark	2.41	\checkmark
5v	12.2	\checkmark	12.0	\checkmark	12.2	\checkmark	12.1	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.3	\checkmark	24.4	\checkmark	24.4	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP53P.....Serial No Test EngineerXen.... Date4/1/10.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.45	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.z

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP54P.....Serial No Test EngineerXen.... Date4/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP54P.....Serial No Test EngineerXen.... Date4/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP54P.....Serial No Test EngineerXen..... Date4/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP54P.....Serial No Test EngineerXen.... Date4/1/10.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIC	GNAL		To J1 PIN	OK?
1	Im	on1P		5	\checkmark
2	Im	on2P		6	\checkmark
3	Im	on3P		7	\checkmark
4	Im	on4P		8	\checkmark
		5	0V	\checkmark	
6	Im	on1N		18	\checkmark
7	Im	on2N		19	\checkmark
8	Imon3N			20	\checkmark
9	Im	on4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP54P.....Serial No Test EngineerXen.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

Observe the output on an analogue oscilloscope, set to AC. Meas record the peak to peak noise on each output.

Record regulato	r outputs:
-----------------	------------

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.96	1mV	\checkmark
+15v TP4	14.91	1mV	\checkmark
-15v TP6	-14.91	5mV	\checkmark

All Outputs smooth DC, no oscillation?	· \	
--	-----	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP54P	.Serial No
	Xen	
Date	4/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP54P.....Serial No Test EngineerXen.....

Date4/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP54P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.3	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.49	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP54P.....Serial No Test EngineerXen..... Date4/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.477	Pin 3 to Pin 4	0.478	√
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.479	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.480	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP54P	.Serial No
	Xen	
Date	4/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.1	\checkmark	-17.1	\checkmark	-17.2	\checkmark
-5v	-12.3	\checkmark	-12.3	\checkmark	-12.3	\checkmark	-12.5	\checkmark
-1v	-2.42	\checkmark	-2.41	\checkmark	-2.41	\checkmark	-2.42	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.1	\checkmark
7v	17.1	\checkmark	17.0	\checkmark	17.1	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.3	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP54P.....Serial No Test EngineerXen.... Date4/1/10....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.42	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP55P.....Serial No Test EngineerXen.... Date5/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP55P.....Serial No Test EngineerXen.... Date5/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP55P.....Serial No Test EngineerXen.... Date5/1/10.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIC	GNAL		To J1 PIN	OK?
1	Im	on1P		5	\checkmark
2	Im	on2P		6	\checkmark
3	Im	on3P		7	\checkmark
4	Im	on4P		8	\checkmark
		5	0V	\checkmark	
6	Im	on1N		18	\checkmark
7	Im	on2N		19	\checkmark
8	Im	on3N		20	\checkmark
9	Im	on4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP55P.....Serial No Test EngineerXen....

Date5/1/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regulator outputs:			
Regulator	Output voltage	Output noise	
	10.01	4 1 4	

+12v TP5	12.04	1mV	\checkmark
+15v TP4	14.92	1mV	\checkmark
-15v TP6	-15.00	5mV	\checkmark

All Outputs smooth DC, no oscillation?	1	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

Nominal +/- 0.5v?

If the supplies are correct, proceed to the next test.

Unit	T TOP55P	.Serial No
	Xen	
Date	5/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP55P.....Serial No Test EngineerXen....

Date5/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.8	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.8	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.8	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.8	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP55P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.15	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP55P.....Serial No Test EngineerXen..... Date5/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.495	
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.485	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP55P	.Serial No
	Xen	
Date	5/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.1	\checkmark	-17.3	\checkmark	-17.2	\checkmark	-17.2	\checkmark
-5v	-12.3	\checkmark	-12.3	\checkmark	-12.3	\checkmark	-12.3	\checkmark
-1v	-2.4	\checkmark	-2.42	\checkmark	-2.41	\checkmark	-2.42	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.41	\checkmark	2.42	\checkmark	2.42	\checkmark	2.41	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.1	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.3	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP55P.....Serial No Test EngineerXen.... Date5/1/10.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.41	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP56P.....Serial No Test EngineerXen.... Date5/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP56P.....Serial No Test EngineerXen.... Date5/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP56P.....Serial No Test EngineerXen..... Date5/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP56P.....Serial No Test EngineerXen.... Date5/1/10.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP56P.....Serial No Test EngineerXen.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

Observe the output on an analogue oscilloscope, set to AC. Measu record the peak to peak noise on each output.

Record regulator outputs:		
Regulator	Output voltage	

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.08	1mV	\checkmark
+15v TP4	14.91	1mV	\checkmark
-15v TP6	-15.05	5mV	\checkmark

All Outputs smooth DC, no oscillation?	· \	
--	-----	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP56P	Serial No
	Xen	
Date	5/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP56P.....Serial No Test EngineerXen.....

Date5/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3.3v to 3.7v	\checkmark
Ch2	3.35	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP56P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP56P.....Serial No Test EngineerXen..... Date5/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.204	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.204	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.480	<u>(+/-0.1v)</u> √
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.477	Pin 11 to Pin 12	0.478	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?			
Ch1	\checkmark			
Ch2	\checkmark			
Ch3	\checkmark			
Ch4	\checkmark			

Unit	T TOP56P	.Serial No
	Xen	
Date	5/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.1	\checkmark	-17.2	\checkmark	-17.2	\checkmark
-5v	-12.3	\checkmark	-12.3	\checkmark	-12.4	\checkmark	-12.3	\checkmark
-1v	-2.42	\checkmark	-2.4	\checkmark	-2.42	\checkmark	-2.41	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.1	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.4	\checkmark	24.5	\checkmark	24.3	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP56P.....Serial No Test EngineerXen.... Date5/1/10....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.45	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP57P.....Serial No Test EngineerXen.... Date6/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP57P.....Serial No Test EngineerXen.... Date6/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP57P.....Serial No Test EngineerXen..... Date6/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP57P.....Serial No Test EngineerXen.... Date6/1/10.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP57P.....Serial No Test EngineerXen.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.00	1mV	\checkmark
+15v TP4	14.90	1mV	\checkmark
-15v TP6	-15.06	5mV	\checkmark

Record regulator outputs:

All Outputs smooth DC, no oscillation?	٦	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP57P	Serial No
	Xen	
Date	6/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP57P.....Serial No Test EngineerXen.....

Date6/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. **8.1 Both Filters out:** Remove W4 and W5 Measure and record the Beak to Beak output between TB0 and T

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3.3v to 3.7v	\checkmark
Ch2	3.35	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP57P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.15	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP57P.....Serial No Test EngineerXen..... Date6/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	\sim
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	r.m.s 0.478	Pin 3 to Pin 4	0.482	(+/- 0.1V) √
2	0.47-0.49v	0.480	Pin 7 to Pin 8	0.481	\checkmark
3	0.47-0.49v	0.479	Pin 11 to Pin 12	0.481	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP57P	.Serial No
	Xen	
Date	6/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.4	\checkmark
-7v	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark	-17.1	\checkmark
-5v	-12.3	\checkmark	-12.3	\checkmark	-12.4	\checkmark	-12.3	\checkmark
-1v	-2.4	\checkmark	-2.41	\checkmark	-2.42	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.1	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.4	\checkmark	24.4	\checkmark	24.4	\checkmark	24.4	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP57P.....Serial No Test EngineerXen.... Date6/1/10....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.45	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP58P.....Serial No Test EngineerXen.... Date6/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP58P.....Serial No Test EngineerXen.... Date6/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP58P.....Serial No Test EngineerXen..... Date6/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP58P.....Serial No Test EngineerXen.... Date6/1/10.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	Photodiode B- 15	
8	PD3N	Photodiode C- 16		
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP58P.....Serial No Test EngineerXen.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

Observe the output on an analogue oscilloscope, set to AC. Measur record the peak to peak noise on each output.

Rec	ord	regu	lator	out	tput	S:
_	-		-			

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.09	1mV	\checkmark
+15v TP4	14.82	1mV	\checkmark
-15v TP6	-15.00	5mV	\checkmark

All Outputs smooth DC, no oscillation?	٦	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP58P	Serial No
	Xen	
Date	6/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP58P.....Serial No Test EngineerXen.....

Date6/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. **8.1 Both Filters out:** Remove W4 and W5 Measure and record the Beak to Beak output between TB0 and T

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.35	3.3v to 3.7v	\checkmark
Ch3	3.35	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP58P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP58P.....Serial No Test EngineerXen.... Date6/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	\sim
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.477	Pin 3 to Pin 4	0.479	√
2	0.47-0.49v	0.478	Pin 7 to Pin 8	0.479	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.480	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?	
Ch1	\checkmark	
Ch2	\checkmark	
Ch3	\checkmark	
Ch4	\checkmark	

Unit	T TOP58P	.Serial No
	Xen	
Date	6/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark	-17.1	\checkmark
-5v	-12.3	\checkmark	-12.3	\checkmark	-12.3	\checkmark	-12.2	\checkmark
-1v	-2.41	\checkmark	-2.42	\checkmark	-2.41	\checkmark	-2.4	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.4	\checkmark	24.3	\checkmark	24.4	\checkmark	24.4	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP58P.....Serial No Test EngineerXen.... Date6/1/10.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.42	\checkmark
Ch2	3.3-3.5v	3.43	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP59P.....Serial No Test EngineerXen.... Date7/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP59P.....Serial No Test EngineerXen.... Date7/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP59P.....Serial No Test EngineerXen..... Date6/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP59P.....Serial No Test EngineerXen.... Date6/1/10.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP59P.....Serial No Test EngineerXen.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regula	ator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.99	1mV	\checkmark
+15v TP4	14.88	1mV	\checkmark
-15v TP6	-14.90	5mV	\checkmark

All Outputs smooth DC, no oscillation?	?	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP59P	Serial No
	Xen	
-	6/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP59P.....Serial No Test EngineerXen.....

Date7/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.35	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP59P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP59P.....Serial No Test EngineerXen..... Date7/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.478	Pin 3 to Pin 4	0.480	
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.482	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?				
Ch1	\checkmark				
Ch2	\checkmark				
Ch3	\checkmark				
Ch4	\checkmark				

Unit......T_TOP59P.....Serial No Test EngineerXen.... Date7/1/10.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.0	\checkmark	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark
-5v	-12.3		-12.3	\checkmark	-12.3	\checkmark	-12.3	\checkmark
-1v	-2.4	\checkmark	-2.42	\checkmark	-2.42	\checkmark	-2.42	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.41	\checkmark	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.3	\checkmark	24.3	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit.......T_TOP59P.....Serial No Test EngineerXen..... Date7/1/10.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	
Ch4	3.3-3.5v	3.44	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP60P.....Serial No Test EngineerXen.... Date7/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP60P.....Serial No Test EngineerXen.... Date7/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP60P.....Serial No Test EngineerXen..... Date7/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP60P.....Serial No Test EngineerXen.... Date7/1/10.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P	8		\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T TOP60P......Serial No Test EngineerXen.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regula	ator outputs:		
Regulator	Output voltage	Output noise	Nominal +/- 0.5∨?
+12v TP5	12.10	1mV	\checkmark
+15v TP4	14.79	1mV	\checkmark
-15v TP6	-15.02	5mV	\checkmark

	All Outputs smooth DC, no oscillation?	N	
--	--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP60P	.Serial No
	Xen	
Date	7/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP60P.....Serial No Test EngineerXen....

Date7/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. 8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP60P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.25	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP60P.....Serial No Test EngineerXen..... Date7/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	\sim
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.478	Pin 3 to Pin 4	0.484	
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit......T_TOP60P.....Serial No Test EngineerXen.... Date7/1/10.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark
-5v	-12.3	\checkmark	-12.3	\checkmark	-12.3	\checkmark	-12.3	\checkmark
-1v	-2.42	\checkmark	-2.41	\checkmark	-2.41	\checkmark	-2.42	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.41	\checkmark	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.1	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.4	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP60P.....Serial No Test EngineerXen.... Date7/1/10.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.44	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP61P.....Serial No Test EngineerXen.... Date8/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit.....T_TOP61P.....Serial No Test EngineerXen.... Date8/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP61P.....Serial No Test EngineerXen..... Date7/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP61P.....Serial No Test EngineerXen.... Date7/1/10.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP61P.....Serial No Test EngineerXen.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regulator outputs.				
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?	
+12v TP5	12.04	1mV	\checkmark	
+15v TP4	14.91	1mV	\checkmark	
-15v TP6	-14.99	5mV	\checkmark	

Record regulator outputs:

|--|

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP61P	.Serial No
	Xen	
Date	7/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP61P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. **8.1 Both Filters out:** Remove W4 and W5 Measure and record the Beak to Beak output between TB0 and T

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP61P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.15	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.5	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP61P.....Serial No Test EngineerXen.... Date8/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	\sim
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor	Monitor Pins	Monitor Voltage	Pass/Fail: Equal?
	0.47.0.40	r.m.s		0.400	(+/- 0.1v)
1	0.47-0.49v	0.478	Pin 3 to Pin 4	0.480	\checkmark
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.477	Pin 11 to Pin 12	0.479	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP61P	.Serial No
	Xen	
Date	8/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.0	\checkmark	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark
-5v	-12.2	\checkmark	-12.5	\checkmark	-12.3	\checkmark	-12.3	\checkmark
-1v	-2.4	\checkmark	-2.42	\checkmark	-2.42	\checkmark	-2.42	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.1	\checkmark	17.0	\checkmark	17.0	\checkmark	17.1	\checkmark
10v	24.5	\checkmark	24.4	\checkmark	24.4	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP61P.....Serial No Test EngineerXen.... Date8/1/10....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP62P.....Serial No Test EngineerXen.... Date8/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP62P.....Serial No Test EngineerXen.... Date8/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP62P.....Serial No Test EngineerXen..... Date8/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......T_TOP62P.....Serial No Test EngineerXen.... Date8/1/10.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION To J1 PIN		OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	Photodiode A- 14	
7	PD2N	Photodiode B-	Photodiode B- 15	
8	PD3N	Photodiode C- 16		
9	PD4N	Photodiode D-	Photodiode D- 17	

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP62P.....Serial No Test EngineerXen.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

Observe the output on an analogue oscilloscope, set to AC. Meas record the peak to peak noise on each output.

Record regula	ator	out	put	s:
_	-			

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.08	1mV	\checkmark
+15v TP4	14.94	1mV	\checkmark
-15v TP6	-15.04	5mV	\checkmark

All Outputs smooth DC, no oscillation?	?	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP62P	.Serial No
Test Engineer	Xen	
Date	8/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP62P.....Serial No Test EngineerXen.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz. **8.1 Both Filters out:** Remove W4 and W5 Measure and record the Beak to Beak output between TB0 and T

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.35	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP62P.....Serial No Test EngineerXen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP62P.....Serial No Test EngineerXen.... Date8/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.204	Pin 1 to Pin 2	1.204	\sim
2	1.15-1.25v	1.204	Pin 5 to Pin 6	1.204	\checkmark
3	1.15-1.25v	1.204	Pin 9 to Pin 10	1.204	\checkmark
4	1.15-1.25v	1.204	Pin 13 to Pin 14	1.204	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.478	Pin 3 to Pin 4	0.477	
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.477	Pin 11 to Pin 12	0.479	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.480	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP62P	Serial No
	Xen	
Date	8/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.4	\checkmark	-24.4	\checkmark	-24.4	\checkmark	-24.5	\checkmark
-7v	-17.0	\checkmark	-17.0	\checkmark	-17.2	\checkmark	-17.1	\checkmark
-5v	-12.2	\checkmark	-12.2	\checkmark	-12.3	\checkmark	-12.3	\checkmark
-1v	-2.41	\checkmark	-2.4	\checkmark	-2.42	\checkmark	-2.42	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.41	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.4	\checkmark	24.4	\checkmark	24.4	\checkmark	24.4	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP62P.....Serial No Test EngineerXen.... Date8/1/10....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5∨	3.42	
Ch2	3.3-3.5∨	3.44	\checkmark
Ch3	3.3-3.5∨	3.42	
Ch4	3.3-3.5v	3.43	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP63P.....Serial No Test EngineerXen.... Date11/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP63P.....Serial No Test EngineerXen.... Date11/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP63P	Serial No
	Xen	
Date	11/1/10	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIC	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N			20	\checkmark
9	Im	on4N			21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP63P.....Serial No Test EngineerXen.... Date11/1/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.06	1mV	\checkmark
+15v TP4	14.93	1mV	\checkmark
-15v TP6	-15.03	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit......T_TOP63P.....Serial No Test EngineerXen..... Date11/1/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indi	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP63P....Serial No Test EngineerXen....

Date11/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.66	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP63P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.15	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.15	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP63P.....Serial No Test EngineerXen..... Date11/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.205	Pin 1 to Pin 2	1.204	
2	1.15-1.25v	1.205	Pin 5 to Pin 6	1.204	\checkmark
3	1.15-1.25v	1.204	Pin 9 to Pin 10	1.204	\checkmark
4	1.15-1.25v	1.204	Pin 13 to Pin 14	1.204	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.483	√
2	0.47-0.49v	0.480	Pin 7 to Pin 8	0.481	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.480	Pin 15 to Pin 16	0.483	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP63P	Serial No
	Xen	
Date	11/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5		-24.4	\checkmark	-24.4	\checkmark
-7v	-17.2	\checkmark	-17.1		-17.0	\checkmark	-17.2	\checkmark
-5v	-12.3	\checkmark	-12.3		-12.3	\checkmark	-12.3	\checkmark
-1v	-2.41	\checkmark	-2.41		-2.41	\checkmark	-2.41	\checkmark
0v	0	\checkmark	0		0	\checkmark	0	\checkmark
1v	2.41	\checkmark	2.42		2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2		12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.1	\checkmark
10v	24.3	\checkmark	24.3	\checkmark	24.3	\checkmark	24.3	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP63P.....Serial No Test EngineerXen.... Date11/1/10.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.


	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.42	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.44	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration



Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP64P.....Serial No Test EngineerXen.... Date12/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP64P.....Serial No Test EngineerXen..... Date12/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP64P.....Serial No Test EngineerXen..... Date12/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Changed IC8 and also IC11 due to distortion on CH3.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP64P	.Serial No
Test Engineer	Xen	
Date	12/1/10	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP64P.....Serial No Test EngineerXen....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regula	ator outputs:		
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.11	1mV	\checkmark
+15v TP4	14.97	1mV	\checkmark
-15v TP6	-14.96	5mV	\checkmark

Record regulator outputs:

All Outputs smooth DC, no oscillation?	\checkmark	

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP64P	.Serial No
	Xen	
Date	12/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......T_TOP64P.....Serial No Test EngineerXen....

Date12/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.8	4.7 to 5v	\checkmark
Ch2	4.8	4.7 to 5v	\checkmark
Ch3	4.8	4.7 to 5v	\checkmark
Ch4	4.8	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.3	3.3v to 3.7v	\checkmark
Ch4	3.3	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.65	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.65	0.48 to 0.75v	\checkmark
Ch4	0.66	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

Unit......T_TOP64P.....Serial No Test EngineerXen..... Date12/1/10.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.8	4.7v to 5v	\checkmark
Ch2	4.8	4.7v to 5v	\checkmark
Ch3	4.8	4.7v to 5v	\checkmark
Ch4	4.8	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.1	3v to 3.4v	\checkmark
Ch4	3.1	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.45	0.4v to 0.5v	\checkmark
Ch4	0.45	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP64P.....Serial No Test EngineerXen.... Date12/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.202	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.478	Pin 3 to Pin 4	0.480	<u>(+/=0.1v)</u> √
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.481	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.480	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP64P	.Serial No
	Xen	
Date	12/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.2	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.0	\checkmark	-17.2	\checkmark	-17.1	\checkmark	-17.1	\checkmark
-5v	-12.0	\checkmark	-12.5	\checkmark	-12.3	\checkmark	-12.3	\checkmark
-1v	-2.4	\checkmark	-2.43	\checkmark	-2.42	\checkmark	-2.42	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.4	\checkmark	2.42	\checkmark	2.41	\checkmark	2.42	\checkmark
5v	12.0	\checkmark	12.2	\checkmark	12.0	\checkmark	12.2	\checkmark
7v	16.9	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.1	\checkmark	24.2	\checkmark	24.2	\checkmark	24.3	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL	-	-	-
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

12.2 Quick Test

Apply an input to each channel in turn from the signal generator, while grounding the unused channels. Monitor the other channel outputs using the HP Dynamic Signal Analyser.

INPUT	OUTPUT	Maximum	@ Frequency
CHANNEL	CHANNEL	Output	
Channel 1	Channel 2		
Channel 2	Channel 1		
Channel 2	Channel 3		
Channel 3	Channel 2		
Channel 3	Channel 4		
Channel 4	Channel 3		

Unit	T TOP64P	.Serial No
	Xen	
Date	12/1/10	

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP65P.....Serial No Test EngineerXen.... Date12/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP65P.....Serial No Test EngineerXen.... Date12/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP65P.....Serial No Test EngineerXen..... Date12/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

U1 has been replaced.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP65P	Serial No
	Xen	
Date	12/1/10	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION To J1 PIN		OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	Photodiode D+ 4	
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B- 15		\checkmark
8	PD3N	Photodiode C- 16		
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIC	GNAL		To J1 PIN	OK?
1	Im	on1P		5	\checkmark
2	Im	on2P		6	\checkmark
3	Im	on3P		7	\checkmark
4	Im	on4P		8	\checkmark
		5	0V	\checkmark	
6	Im	on1N		18	\checkmark
7	Im	on2N		19	\checkmark
8	Im	on3N		20	\checkmark
9	Im	on4N		21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP65P.....Serial No Test EngineerXen.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator

Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record	regulator	outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.05	1mV	\checkmark
+15v TP4	14.76	1mV	\checkmark
-15v TP6	-15.06	5mV	\checkmark

All Outputs smooth DC, no oscillation?	?	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP65P	Serial No
	Xen	
-	12/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP65P....Serial No Test Engineer ...Xen.....

Date12/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.35	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP65P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP65P.....Serial No Test EngineerXen..... Date12/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	\sim
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.202	\checkmark
3	1.15-1.25v	1.202	Pin 9 to Pin 10	1.202	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.480	<u></u> √
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.477	Pin 11 to Pin 12	0.479	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.481	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	T TOP65P	.Serial No
	Xen	
Date	12/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark
-5v	-12.3	\checkmark	-12.3	\checkmark	-12.3	\checkmark	-12.3	\checkmark
-1v	-2.42	\checkmark	-2.42	\checkmark	-2.42	\checkmark	-2.42	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.41	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.1	\checkmark	12.2	\checkmark
7v	17.1	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.3	\checkmark	24.3	\checkmark	24.3	\checkmark	24.3	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit.......T_TOP65P.....Serial No Test EngineerXen.... Date12/1/10.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.44	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.42	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP66P.....Serial No Test EngineerXen.... Date12/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP66P.....Serial No Test EngineerXen.... Date12/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP66P.....Serial No Test EngineerXen..... Date12/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Replaced U3.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP66P	Serial No
	Xen	
Date	12/1/10	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIC	GNAL		To J1 PIN	OK?
1	Im	on1P		5	\checkmark
2	Im	on2P		6	\checkmark
3	Im	on3P		7	\checkmark
4	Im	on4P		8	\checkmark
		5	0V	\checkmark	
6	Im	on1N		18	\checkmark
7	Im	on2N		19	\checkmark
8	Im	on3N		20	\checkmark
9	Im	on4N		21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP66P.....Serial No Test EngineerXen.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record	regul	ator	out	put	S:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.00	1mV	\checkmark
+15v TP4	14.80	1mV	\checkmark
-15v TP6	-14.98	5mV	\checkmark

All Outputs smooth DC, no oscillation?
--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP66P	Serial No
	Xen	
-	12/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP66P....Serial No Test Engineer ...Xen.....

Date12/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.35	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP66P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.25	3v to 3.4v	\checkmark
Ch3	3.25	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.49	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP66P.....Serial No Test EngineerXen..... Date12/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.202	Pin 9 to Pin 10	1.202	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.478	Pin 3 to Pin 4	0.479	
2	0.47-0.49v	0.481	Pin 7 to Pin 8	0.481	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.479	\checkmark
4	0.47-0.49v	0.480	Pin 15 to Pin 16	0.482	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?			
Ch1	\checkmark			
Ch2	\checkmark			
Ch3	\checkmark			
Ch4	\checkmark			

Unit	T TOP66P	.Serial No
	Xen	
Date	12/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark
-5v	-12.3	\checkmark	-12.3	\checkmark	-12.3	\checkmark	-12.3	\checkmark
-1v	-2.42	\checkmark	-2.42	\checkmark	-2.42	\checkmark	-2.42	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.1	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.4	\checkmark	24.4	\checkmark	24.4	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit.......T_TOP66P.....Serial No Test EngineerXen.... Date12/1/10.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5∨	3.43	\checkmark
Ch2	3.3-3.5∨	3.45	\checkmark
Ch3	3.3-3.5∨	3.43	
Ch4	3.3-3.5v	3.45	

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP67P.....Serial No Test EngineerXen.... Date13/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP67P.....Serial No Test EngineerXen.... Date13/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP67P.....Serial No Test EngineerXen..... Date13/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Also, U1 has been replaced.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP67P	.Serial No
Test Engineer	Xen	
Date	13/1/10	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIC	GNAL		To J1 PIN	OK?
1	Im	on1P		5	\checkmark
2	Im	on2P		6	\checkmark
3	Im	on3P		7	\checkmark
4	Im	on4P		8	\checkmark
		5	0V	\checkmark	
6	Im	on1N		18	\checkmark
7	Im	on2N		19	\checkmark
8	Im	on3N		20	\checkmark
9	Im	on4N		21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP67P.....Serial No Test EngineerXen..... Date13/1/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and

record the peak to peak noise on each output.

Record regulator outputs:				
Regulator	Output voltage	Output noise	Nominal +/- 0.5∨?	
+12v TP5	12.00	1mV	\checkmark	
+15v TP4	14.91	1mV	\checkmark	
-15v TP6	-14.95	5mV	\checkmark	

All Outputs smooth DC, no oscillation?		N
--	--	---

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	T TOP67P	Serial No
	Xen	
-	13/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP67P....Serial No Test Engineer ...Xen.....

Date13/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.35	3.3v to 3.7v	\checkmark
Ch3	3.35	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.66	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP67P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.25	3v to 3.4v	\checkmark
Ch2	3.25	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP67P.....Serial No Test EngineerXen..... Date13/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.202	Pin 1 to Pin 2	1.202	\sim
2	1.15-1.25v	1.202	Pin 5 to Pin 6	1.202	\checkmark
3	1.15-1.25v	1.202	Pin 9 to Pin 10	1.202	\checkmark
4	1.15-1.25v	1.202	Pin 13 to Pin 14	1.202	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	0.479	Pin 3 to Pin 4	0.480	<u>(</u> +/- 0.1∨) √
2	0.47-0.49v	0.479	Pin 7 to Pin 8	0.480	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.478	Pin 15 to Pin 16	0.480	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP67P	Serial No
	Xen	
Date	13/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.4	\checkmark
-7v	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark	-17.1	\checkmark
-5v	-12.3		-12.3	\checkmark	-12.3	\checkmark	-12.2	\checkmark
-1v	-2.42	\checkmark	-2.42	\checkmark	-2.42	\checkmark	-2.41	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.1	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.2	\checkmark	24.3	\checkmark	24.3	\checkmark	24.3	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL		_	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP67P.....Serial No Test EngineerXen.... Date13/1/10.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5v	3.43	\checkmark
Ch2	3.3-3.5v	3.44	\checkmark
Ch3	3.3-3.5v	3.43	\checkmark
Ch4	3.3-3.5v	3.43	\checkmark

Replace links W4 and W5.

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T0900231-v2Advanced LIGO UK

26 November 2009

Triple TOP Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRIPLE TOP COIL DRIVER BOARD TEST PLAN

Unit......T_TOP69P.....Serial No Test EngineerXen.... Date14/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic Range

1. Description

Block diagram



2. Description

Each TOP Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 20dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......T_TOP69P.....Serial No Test EngineerXen.... Date14/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
DVM	Fluke	115	
V/I calibrator	Time Electronics	1044	
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	

Unit......T_TOP69P.....Serial No Test EngineerXen..... Date14/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

Removed capacitors C102, C103, C104, and C105 on all channels.

Removed capacitors C27 and C32 on all channels and replaced the 33pF ceramic capacitor with a 33pF polypropylene capacitor.

Also replaced C50 and C51 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit	T TOP69P	Serial No
	Xen	
Date	14/1/10	

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION To J1 PIN		OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIC	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Im	on2P			6	\checkmark
3	Im	on3P	7		\checkmark	
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Im	on2N			19	\checkmark
8	Im	on3N			20	\checkmark
9	Im	on4N			21	\checkmark

Power Supply to Satellite box J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......T_TOP69P.....Serial No Test EngineerXen..... Date14/1/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator

Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record	regulator	outputs:
--------	-----------	----------

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.99	1mV	\checkmark
+15v TP4	14.82	1mV	\checkmark
-15v TP6	-15.05	5mV	\checkmark

All Outputs smooth DC, no oscillation?	1	
--	---	--

Record Power Supply Currents

Supply	Current
+16.5v	400mA
-16.5v	300mA

If the supplies are correct, proceed to the next test.

Unit	Т ТОР69Р	Serial No
	Xen	
Date	14/1/10	

7. Relay Operation

Operate each relay in turn. Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indie	Indicator	
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....T_TOP69P....Serial No Test Engineer ...Xen....

Date14/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.
8.1 Both Filters out: Remove W4 and W5
Measure and record the Peak to Peak output between TP9 and TP13

at 1Hz, 10Hz and 100Hz for each channel.

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1kHz. Measure and record the Peak to Peak output between TP9 and TP13. **0.1Hz**

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.67	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......T_TOP69P.....Serial No Test EngineerXen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1kHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.15	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.46	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.46	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 kHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......T_TOP69P.....Serial No Test EngineerXen..... Date14/1/10.....

9. Monitor Outputs

Remove links W4 and W5. With a 39 ohm dummy load on each channel, apply a 1v r.m.s input at 10Hz and compare the differential output differential output on each monitor pair for each channel.

Voltage monitors

Ch.	Nominal r.m.s	Output: TP9 to TP13 r.m.s	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	1.15-1.25v	1.203	Pin 1 to Pin 2	1.203	\sim
2	1.15-1.25v	1.203	Pin 5 to Pin 6	1.203	\checkmark
3	1.15-1.25v	1.203	Pin 9 to Pin 10	1.203	\checkmark
4	1.15-1.25v	1.203	Pin 13 to Pin 14	1.203	\checkmark

Current monitors

Ch.	Nominal r.m.s	Output across coil resistor	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.47-0.49v	r.m.s 0.478	Pin 3 to Pin 4	0.479	(+/- 0.1V) √
2	0.47-0.49v	0.480	Pin 7 to Pin 8	0.481	\checkmark
3	0.47-0.49v	0.478	Pin 11 to Pin 12	0.480	\checkmark
4	0.47-0.49v	0.479	Pin 15 to Pin 16	0.482	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1kHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	T TOP69P	.Serial No
Test Engineer	Xen	
Date	14/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.4	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.4	\checkmark
-7v	-17.2	\checkmark	-17.2	\checkmark	-17.2	\checkmark	-17.1	\checkmark
-5v	-12.2		-12.3	\checkmark	-12.2	\checkmark	-12.2	\checkmark
-1v	-2.4	\checkmark	-2.42	\checkmark	-2.42	\checkmark	-2.41	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark	2.42	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.1	\checkmark	17.2	\checkmark	17.0	\checkmark
10v	24.3	\checkmark	24.3	\checkmark	24.5	\checkmark	24.3	\checkmark

Unit.....Serial No Test Engineer Date

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it is only necessary to perform the full test on a sample board only.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the output in dBs at 10Hz on adjacent channels. Record maximum output and the frequency at which this occurs.

INPUT	OUTPUT	Output at 10Hz	Max o/p	@Freq
CHANNEL	CHANNEL	-	-	_
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......T_TOP69P.....Serial No Test EngineerXen.... Date14/1/10.....

13. Dynamic Range Tests

Remove links W4 and W5. In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm, 1W or more load resistor to the output of each channel. Apply a 5v peak signal with respect to ground at 10Hz to the input. Set the voltage between TP10 and TP14 to 7.07V.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the differential r.m.s voltage across each load resistor, and record it in the table below.

	Theoretical o/p r.m.s	Measured	OK?
Ch1	3.3-3.5∨	3.44	\checkmark
Ch2	3.3-3.5∨	3.43	\checkmark
Ch3	3.3-3.5v	3.44	
Ch4	3.3-3.5v	3.43	

Replace links W4 and W5.