



---

# Electronics Infrastructure for advanced LIGO

LSC Meeting,  
Boston, July 25, 2007

Daniel Sigg, LIGO Hanford Observatory

# Outline

- ❑ **Converter Design**
  - Commercial baseline: Currently runs the prototypes
  - New design: Low noise ADC/DAC/uplink boards
- ❑ **Timing System (with U of Columbia)**
  - New design based on fiber distribution/FPGA
- ❑ **Power Supplies**
  - Baseline: 48VDC distribution with local voltage regulators
- ❑ EMI Plan (Huh?)
- ❑ Thermal Management
  - Possibility for water cooling
- ❑ Slow Controls
  - Epics based, no VME based systems


# Some Basic Design Guidelines

---

- ❑ Digital controls whenever possible
  - X86 architecture for controls; No VME
- ❑ Stay with the current software infrastructure as much as possible
  - Online digital filter code
  - Frame builder & archival code
  - Diagnostics and DMT software
- ❑ No change in slow controls interface, i.e., EPICS
  - No VME; maybe no dedicated slow controls hardware
- ❑ In-vacuum detection benches

# Timing System

- *“The ability to reconstruct the arrival time of a gravitational wave signal with infinite signal-to-noise ratio shall be within 10  $\mu$ s of UTC.”*
- Distribution
  - Fiber based; bidirectional links for diagnostics and status
  - Timing derived from GPS
  - Master/fanout units & Slave units
  - Full timestamp to ADC/DAC
- Atomic clock
  - Separate system for diagnostics
  - Time-interval counters in each building
- DuoTone
  - (Two) sine waves for time encoding in data stream
  - Hardware locking for DAC



Timing  
Master/Fanout  
D070011  
rev. A/serial



U37 - 10k Running  
U38 - 10k 1PPS  
U39 - 10k GPS  
U40 - 10k OCLK

U21A U22A U25A U23A U25A U26A U29A U22A  
U24A U22A U25A U23A U25A U26A U29A U22A


U24B U22B U25B U23B U25B U26B U29B U22B  
U24B U22B U25B U23B U25B U26B U29B U22B

U29C U22C U25C U23C U25C U26C U29C U22C  
U29C U22C U25C U23C U25C U26C U29C U22C

U46 U22 U25 U23 U25 U26 U29 U22  
U46 U22 U25 U23 U25 U26 U29 U22

Output 1  
Output 2  
Output 3  
Output 4  
Output 5  
Output 6  
Output 7  
Output 8  
Output 9  
Output 10  
Output 11  
Output 12  
Output 13  
Output 14  
Output 15  
Output 16  
Output 17  
Output 18  
Output 19  
Output 20

# Timing Slave (6" x 3.5")



# Converter Design

## Features we like to address (I)

---

- ❑ Co-location of analog and digital
  - New design uses fiber links between computer and converter
    - ❖ PCI-E for commercial
    - ❖ Gigabit ethernet for in-house design
  - All computers in mass storage room and out of LVEA
- ❑ Poor noise performance
  - Use over-sampling
  - Better analog input circuits and cleaner power supplies
- ❑ Limited Timing Support
  - Ideally samples are time stamped at front-end
  - Timing accuracy should be guaranteed in hardware

# Converter Design

## Features we like to address (II)

---

- ❑ Inadequate throughput
  - Eliminate the VME backplane
  - Replace with PCI-E or dedicated serial link (gigE)
- ❑ Convoluted data paths
  - No reflective memory
  - Myrinet/10GE switched network between computers
- ❑ High costs
  - Better with PCI-E & in-house




# Basic Requirements for In-House Development

---

- ❑ Absolute timing precision relative to UTC:  $1\mu\text{s}$
- ❑ Converter range:  $\pm 10\text{V}$
- ❑ Converter noise:  $100\text{--}300\text{nV}/\sqrt{\text{Hz}}$  (best effort)
- ❑ Latency between converter and processor:  $< 5\mu\text{s}$
- ❑ No restriction on converter location
- ❑ No electrical connection between converters and processors (fiber links)
- ❑ Detection of transmission and timing errors
- ❑ Support for diagnostics

# Converter Design Diagram




- Use an FPGA to implement a digital IIR filter

# Converter Design

## Results from Test Board


- ~35x better than Pentek
- Known problems with reference voltage



# Converter Design New Boards

---

- ❑ 16 channels
- ❑ 6U x 280mm eurocrate form factor
- ❑ Differential signaling to uplink board (LVDS)
- ❑ ADC: Analog Devices AD7634
  - Fabricated and in testing
- ❑ DAC: Texas Instruments (Burr-Brown) PCM1794A
  - Design finished
- ❑ Uplink for single converter board
  - In design phase
  - Xilinx Virtex 4 FX series (most likely)



DVI TP4 C76 U21  
DGND TP20 C75  
+3.3U TP18 C74  
DGND TP21 C73

D1  
R1  
R2  
R3  
R4  
R5  
R6  
R7  
R8  
R9  
R10  
R11  
R12  
R13  
R14  
R15  
R16  
R17  
R18  
R19  
R20  
R21  
R22  
R23  
R24  
R25  
R26  
R27  
R28  
R29  
R30  
R31  
R32  
R33  
R34  
R35  
R36  
R37  
R38  
R39  
R40  
R41  
R42  
R43  
R44  
R45  
R46  
R47  
R48  
R49  
R50  
R51  
R52  
R53  
R54  
R55  
R56  
R57  
R58  
R59  
R60  
R61  
R62  
R63  
R64  
R65  
R66  
R67  
R68  
R69  
R70  
R71  
R72  
R73  
R74  
R75  
R76  
R77  
R78  
R79  
R80  
R81  
R82  
R83  
R84  
R85  
R86  
R87  
R88  
R89  
R90  
R91  
R92  
R93  
R94  
R95  
R96  
R97  
R98  
R99  
R100

D2  
R1  
R2  
R3  
R4  
R5  
R6  
R7  
R8  
R9  
R10  
R11  
R12  
R13  
R14  
R15  
R16  
R17  
R18  
R19  
R20  
R21  
R22  
R23  
R24  
R25  
R26  
R27  
R28  
R29  
R30  
R31  
R32  
R33  
R34  
R35  
R36  
R37  
R38  
R39  
R40  
R41  
R42  
R43  
R44  
R45  
R46  
R47  
R48  
R49  
R50  
R51  
R52  
R53  
R54  
R55  
R56  
R57  
R58  
R59  
R60  
R61  
R62  
R63  
R64  
R65  
R66  
R67  
R68  
R69  
R70  
R71  
R72  
R73  
R74  
R75  
R76  
R77  
R78  
R79  
R80  
R81  
R82  
R83  
R84  
R85  
R86  
R87  
R88  
R89  
R90  
R91  
R92  
R93  
R94  
R95  
R96  
R97  
R98  
R99  
R100

D3  
R1  
R2  
R3  
R4  
R5  
R6  
R7  
R8  
R9  
R10  
R11  
R12  
R13  
R14  
R15  
R16  
R17  
R18  
R19  
R20  
R21  
R22  
R23  
R24  
R25  
R26  
R27  
R28  
R29  
R30  
R31  
R32  
R33  
R34  
R35  
R36  
R37  
R38  
R39  
R40  
R41  
R42  
R43  
R44  
R45  
R46  
R47  
R48  
R49  
R50  
R51  
R52  
R53  
R54  
R55  
R56  
R57  
R58  
R59  
R60  
R61  
R62  
R63  
R64  
R65  
R66  
R67  
R68  
R69  
R70  
R71  
R72  
R73  
R74  
R75  
R76  
R77  
R78  
R79  
R80  
R81  
R82  
R83  
R84  
R85  
R86  
R87  
R88  
R89  
R90  
R91  
R92  
R93  
R94  
R95  
R96  
R97  
R98  
R99  
R100

D4  
R1  
R2  
R3  
R4  
R5  
R6  
R7  
R8  
R9  
R10  
R11  
R12  
R13  
R14  
R15  
R16  
R17  
R18  
R19  
R20  
R21  
R22  
R23  
R24  
R25  
R26  
R27  
R28  
R29  
R30  
R31  
R32  
R33  
R34  
R35  
R36  
R37  
R38  
R39  
R40  
R41  
R42  
R43  
R44  
R45  
R46  
R47  
R48  
R49  
R50  
R51  
R52  
R53  
R54  
R55  
R56  
R57  
R58  
R59  
R60  
R61  
R62  
R63  
R64  
R65  
R66  
R67  
R68  
R69  
R70  
R71  
R72  
R73  
R74  
R75  
R76  
R77  
R78  
R79  
R80  
R81  
R82  
R83  
R84  
R85  
R86  
R87  
R88  
R89  
R90  
R91  
R92  
R93  
R94  
R95  
R96  
R97  
R98  
R99  
R100

D5  
R1  
R2  
R3  
R4  
R5  
R6  
R7  
R8  
R9  
R10  
R11  
R12  
R13  
R14  
R15  
R16  
R17  
R18  
R19  
R20  
R21  
R22  
R23  
R24  
R25  
R26  
R27  
R28  
R29  
R30  
R31  
R32  
R33  
R34  
R35  
R36  
R37  
R38  
R39  
R40  
R41  
R42  
R43  
R44  
R45  
R46  
R47  
R48  
R49  
R50  
R51  
R52  
R53  
R54  
R55  
R56  
R57  
R58  
R59  
R60  
R61  
R62  
R63  
R64  
R65  
R66  
R67  
R68  
R69  
R70  
R71  
R72  
R73  
R74  
R75  
R76  
R77  
R78  
R79  
R80  
R81  
R82  
R83  
R84  
R85  
R86  
R87  
R88  
R89  
R90  
R91  
R92  
R93  
R94  
R95  
R96  
R97  
R98  
R99  
R100

D6  
R1  
R2  
R3  
R4  
R5  
R6  
R7  
R8  
R9  
R10  
R11  
R12  
R13  
R14  
R15  
R16  
R17  
R18  
R19  
R20  
R21  
R22  
R23  
R24  
R25  
R26  
R27  
R28  
R29  
R30  
R31  
R32  
R33  
R34  
R35  
R36  
R37  
R38  
R39  
R40  
R41  
R42  
R43  
R44  
R45  
R46  
R47  
R48  
R49  
R50  
R51  
R52  
R53  
R54  
R55  
R56  
R57  
R58  
R59  
R60  
R61  
R62  
R63  
R64  
R65  
R66  
R67  
R68  
R69  
R70  
R71  
R72  
R73  
R74  
R75  
R76  
R77  
R78  
R79  
R80  
R81  
R82  
R83  
R84  
R85  
R86  
R87  
R88  
R89  
R90  
R91  
R92  
R93  
R94  
R95  
R96  
R97  
R98  
R99  
R100

D7  
R1  
R2  
R3  
R4  
R5  
R6  
R7  
R8  
R9  
R10  
R11  
R12  
R13  
R14  
R15  
R16  
R17  
R18  
R19  
R20  
R21  
R22  
R23  
R24  
R25  
R26  
R27  
R28  
R29  
R30  
R31  
R32  
R33  
R34  
R35  
R36  
R37  
R38  
R39  
R40  
R41  
R42  
R43  
R44  
R45  
R46  
R47  
R48  
R49  
R50  
R51  
R52  
R53  
R54  
R55  
R56  
R57  
R58  
R59  
R60  
R61  
R62  
R63  
R64  
R65  
R66  
R67  
R68  
R69  
R70  
R71  
R72  
R73  
R74  
R75  
R76  
R77  
R78  
R79  
R80  
R81  
R82  
R83  
R84  
R85  
R86  
R87  
R88  
R89  
R90  
R91  
R92  
R93  
R94  
R95  
R96  
R97  
R98  
R99  
R100

Ch. 1  
Ch. 2  
Ch. 3  
Ch. 4  
Ch. 5  
Ch. 6  
Ch. 7  
Ch. 8  
Ch. 9  
Ch. 10  
Ch. 11  
Ch. 12  
Ch. 13  
Ch. 14  
Ch. 15  
Ch. 16

LIGO PROJECT  
ADC Test Board  
0060535  
Rev B-  
S/N:

C53  
1000µF  
50V  
ELECTROLYTIC  
CAPACITOR

U1  
R101  
R102  
R103  
R104  
R105  
R106  
R107  
R108  
R109  
R110  
R111  
R112  
R113  
R114  
R115  
R116  
R117  
R118  
R119  
R120  
R121  
R122  
R123  
R124  
R125  
R126  
R127  
R128  
R129  
R130  
R131  
R132  
R133  
R134  
R135  
R136  
R137  
R138  
R139  
R140  
R141  
R142  
R143  
R144  
R145  
R146  
R147  
R148  
R149  
R150  
R151  
R152  
R153  
R154  
R155  
R156  
R157  
R158  
R159  
R160  
R161  
R162  
R163  
R164  
R165  
R166  
R167  
R168  
R169  
R170  
R171  
R172  
R173  
R174  
R175  
R176  
R177  
R178  
R179  
R180  
R181  
R182  
R183  
R184  
R185  
R186  
R187  
R188  
R189  
R190  
R191  
R192  
R193  
R194  
R195  
R196  
R197  
R198  
R199  
R200


# Converter Design Summary

---

- ❑ Oversampling to achieve better noise performance
  - Interface with computer at 16kHz or slower
- ❑ IIR filter in FPGA works down to 16 kHz
  - SURF student working on a higher precision implementation
- ❑ Final AA filter is now in digital domain
  - Only limited analog low pass filtering at 200kHz required
  - Same for anti-image filtering
- ❑ Much larger dynamic range
  - may make switchable whitening and dewatering obsolete or at least reduce its requirements



# Power Supplies

- ❑ Avoid 110V/60Hz in the (L)VEAs
- ❑ 48VDC power bus
- ❑ Regulation to intermediate voltages in rack
  - $\pm 6.5V$ ,  $\pm 16.5V$ ,  $\pm 24V$  (analog systems) and  $+12V$  (digital systems)
  - Synchronous switchers locked to GPS
  - High frequency switchers with filtering
  - Backup: DC supplies
- ❑ Final regulation on board
  - Low drop-out low noise linear regulators
  - Noise Eater
  - Synchronous point-of-load regulators for digital systems



No 60Hz

Water cooling






# Linear Post Regulation

Low Drop Power Regulators

~10x lower noise


~160mV voltage drop at 1A



# Point-of-Load Regulation

## □ Texas Instrument PTH08T240W

- 12VDC input
- 1V-5V at 10A output
- External sync. input at 262144 Hz



# Synchronous Buck Regulator / Vicor V-I Modules


- ❑ Still in evaluation phase


- ❑ Synchronous buck regulator

- Runs at 131072 Hz
- Dual output, 10A ea.
- Almost works

- ❑ Vicor V-I Modules

- Prototypes fabricated
- Testing in progress





# Power Supply Chassis



# Summary

---

- New timing design well underway
  - Hope to have final design by end of year
- First prototype for new converter design is ready
  - Hope to have noise performance evaluated by end of year
  - Hope to have a full prototype with uplink mid next year
- New ideas for power supplies under investigation
  - Hope to have a design by mid next year