LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit.....Transmon_15....Serial No Test Engineer....Xen.... Date......5/11/10....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit.....Transmon_15.....Serial No Test Engineer....Xen..... Date......5/11/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_15.....Serial No Test Engineer....Xen.... Date......4/11/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit.....Serial No Test Engineer....Xen....

Date......4/11/10.....

4. Continuity Checks

1	2
J	4

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	$\overline{\mathbf{v}}$
9	Imon4N		21	$\overline{\mathbf{v}}$

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		$\overline{\mathbf{v}}$

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_15.....Serial No Test Engineer....Xen.....

Date.....5/11/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:					
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?		
+12v TP5	12.08	2mV	\checkmark		
+15v TP4	14.79	2mV	\checkmark		
-15v TP6	-15.05	5mV	\checkmark		

All Outputs smooth DC, no oscillation?

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_15.....Serial No Test Engineer....Xen.... Date......5/11/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....Serial No Test Engineer....Xen.....

Date.....5/11/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

Unit.....Transmon_15.....Serial No Test Engineer....Xen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.25	3v to 3.4v	\checkmark
Ch2	3.25	3v to 3.4v	\checkmark
Ch3	3.25	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......Transmon_15.....Serial No Test Engineer....Xen.... Date......5/11/10.....

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	.Transmon	15	Serial No	
Test Engineer	Xen	-		
Date	.5/11/10			

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_15.....Serial No Test Engineer....Xen.... Date......5/11/10.....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.68	\checkmark
Ch2	5.65V	5.70	\checkmark
Ch3	5.65V	5.68	\checkmark
Ch4	5.65V	5.70	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit......Transmon_1....Serial No Test Engineer....Xen..... Date1/1/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit.....Transmon_1....Serial No Test Engineer....Xen..... Date1/1/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_1....Serial No Test Engineer....Xen..... Date1/1/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......Transmon_1....Serial No Test Engineer....Xen..... Date1/1/10.....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+ 4		\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P			5	\checkmark
2	Imon2P				6	\checkmark
3	Im	on3P			7	\checkmark
4	Im	on4P			8	\checkmark
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Imon2N			19	\checkmark	
8	Im	on3N			20	\checkmark
9	Im	on4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_1.....Serial No Test Engineer....Xen....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit

Increase the voltages on the supplies to +/-3V.

Determine that the supply polarities are correct on TP1 and TP2.

If they are, increase input voltages to +/- 16.5v.

Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.07	1mV	\checkmark
+15v TP4	14.85	1mV	\checkmark
-15v TP6	-15.08	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_1.....Serial No Test Engineer....Xen..... Date1/1/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....Transmon_1....Serial No Test Engineer....Xen.....

Date1/1/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3.3v to 3.7v	\checkmark
Ch2	3.35	3.3v to 3.7v	\checkmark
Ch3	3.35	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48.	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	
Ch2	0.47	0.4v to 0.5v	
Ch3	0.47	0.4v to 0.5v	
Ch4	0.47	0.4v to 0.5v	

Unit.....Transmon_1....Serial No Test Engineer....Xen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.25	3v to 3.4v	\checkmark
Ch2	3.25	3v to 3.4v	\checkmark
Ch3	3.25	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit	Transmon	1Serial No
Test Engineer	Xen	· ······
Date	1/1/10	

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel. Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	√		

Unit	.Transmon_1	Serial No
Test Engineer	Xen	
Date	.1/1/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit	Serial No
Test Engineer	
Date	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_1.....Serial No Test Engineer....Xen..... Date1/1/10.....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.67	\checkmark
Ch2	5.65V	5.68	\checkmark
Ch3	5.65V	5.67	\checkmark
Ch4	5.65V	5.68	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit......Transmon_2....Serial No Test Engineer....Xen..... Date1/11/10....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......Transmon_2....Serial No Test Engineer....Xen..... Date1/11/10....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_2....Serial No Test Engineer....Xen.... Date1/11/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......Transmon_2....Serial No Test Engineer....Xen..... Date1/11/10....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+ 1		\checkmark
2	PD2P	Photodiode B+ 2		\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SI	GNAL			To J1 PIN	OK?
1	Im	on1P	5		\checkmark	
2	Im	on2P	6		\checkmark	
3	Im	on3P	7		\checkmark	
4	Im	on4P	8		\checkmark	
		5	0V		\checkmark	
6	Im	on1N			18	\checkmark
7	Imon2N				19	\checkmark
8	Imon3N				20	\checkmark
9	Im	on4N	J		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark
5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_2.....Serial No Test Engineer....Xen.... Date1/11/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.07	1mV	\checkmark
+15v TP4	14.93	1mV	\checkmark
-15v TP6	-15.12	5mV	\checkmark

All Outputs smooth DC, no oscillation?

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_2.....Serial No Test Engineer....Xen..... Date1/11/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......Transmon_2.....Serial No Test Engineer....Xen....

Date1/11/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....Transmon_2....Serial No Test Engineer....Xen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.25	3v to 3.4v	\checkmark
Ch2	3.25	3v to 3.4v	\checkmark
Ch3	3.25	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit	Transmon	2	.Serial No	
Test Engineer	Xen	-		
Date				

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel. Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit......Transmon_2....Serial No Test Engineer....Xen..... Date1/11/10.....

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit	Serial No
Test Engineer	
Date	

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_2.....Serial No Test Engineer....Xen.... Date1/11/10.....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?		\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.68	\checkmark
Ch2	5.65V	5.67	\checkmark
Ch3	5.65V	5.67	\checkmark
Ch4	5.65V	5.68	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit.....Transmon_3....Serial No Test Engineer....Xen.... Date......1/11/10....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......Transmon_3.....Serial No Test Engineer....Xen..... Date......1/11/10....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_3.....Serial No Test Engineer....Xen..... Date......1/11/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......Transmon_3.....Serial No Test Engineer....Xen.... Date.....1/11/10....

4. Continuity Checks

-
,
-

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL			To J1 PIN	OK?
1	Imon1P			5	\checkmark
2	Imon2P			6	\checkmark
3	Imon3P			7	\checkmark
4	Imon4P	8		\checkmark	
	5	0V		\checkmark	
6	Imon1N			18	\checkmark
7	Imon2N			19	\checkmark
8	Imon3N			20	\checkmark
9	Imon4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_3.....Serial No Test Engineer....Xen.... Date......1/11/10....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output. Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.05	2mV	\checkmark
+15v TP4	14.94	2mV	\checkmark
-15v TP6	-15.01	5mV	\checkmark

All Outputs smooth DC, no oscillation?

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_3.....Serial No Test Engineer....Xen..... Date......1/11/10....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......Transmon_3.....Serial No Test Engineer....Xen.....

Date.....1/11/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

Unit......Transmon_3.....Serial No Test Engineer....Xen.....

Date.....1/11/10.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.3	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......Transmon_3.....Serial No Test Engineer....Xen.... Date.....1/11/10....

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	Transmon	3	.Serial No	
Test Engineer	Xen	-		
Date				

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_3.....Serial No Test Engineer....Xen.... Date......1/11/10....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.67	\checkmark
Ch2	5.65V	5.69	\checkmark
Ch3	5.65V	5.68	\checkmark
Ch4	5.65V	5.68	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit.....Transmon_4....Serial No Test Engineer....Xen.... Date......1/11/10....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......Transmon_4.....Serial No Test Engineer....Xen..... Date......1/11/10....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_4....Serial No Test Engineer....Xen.... Date......1/11/10....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......Transmon_4....Serial No Test Engineer....Xen.... Date.....1/11/10....

4. Continuity Checks

	2
J	4

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	
9	Imon4N		21	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_4.....Serial No Test Engineer....Xen.... Date......1/11/10....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output. Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.96	1mV	\checkmark
+15v TP4	14.94	1mV	\checkmark
-15v TP6	-15.02	5mV	\checkmark

All Outputs smooth DC, no oscillation?

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_4.....Serial No Test Engineer....Xen..... Date......1/11/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......Transmon_4.....Serial No Test Engineer....Xen.....

Date.....1/11/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.85	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.85	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....Transmon_4....Serial No Test Engineer....Xen.... Date......1/11/10....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.25	3v to 3.4v	\checkmark
Ch2	3.25	3v to 3.4v	\checkmark
Ch3	3.25	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.49	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit	.Transmon_4	Serial No	
Test Engineer	.Xen		
Date	.1/11/10		

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?	
Ch1	\checkmark	
Ch2	\checkmark	
Ch3	\checkmark	
Ch4	\checkmark	
Unit	Transmon	4Serial No
---------------	----------	------------
Test Engineer	Xen	-
Date		

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_4....Serial No Test Engineer....Xen.... Date.....1/11/10....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range. Connect a 39 Ohm load resistor to the output of each channel. Swi

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping				

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.67	\checkmark
Ch2	5.65V	5.68	\checkmark
Ch3	5.65V	5.67	\checkmark
Ch4	5.65V	5.67	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit......Transmon_5.....Serial No Test Engineer....Xen.... Date......2/11/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......Transmon_5.....Serial No Test Engineer....Xen.... Date......2/11/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_5.....Serial No Test Engineer....Xen.... Date......1/11/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......Transmon_5.....Serial No Test Engineer....Xen....

Date.....1/11/10.....

4. Continuity Checks

J2	
~	

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		$\overline{\mathbf{v}}$

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_5.....Serial No Test Engineer....Xen.... Date......1/11/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.07	1.5mV	\checkmark
+15v TP4	14.98	1.5mV	\checkmark
-15v TP6	-15.00	5mV	\checkmark

All Outputs smooth DC, no oscillation?

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_5.....Serial No Test Engineer....Xen.... Date......1/11/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......Transmon_5.....Serial No Test Engineer....Xen....

Date.....1/11/10....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....Transmon_5.....Serial No Test Engineer....Xen....

Date.....1/11/10.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.3	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit	Transmon	5Serial No
Test Engineer	Xen	•
Date		

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?			
Ch1	\checkmark			
Ch2	\checkmark			
Ch3	\checkmark			
Ch4	\checkmark			

Unit	Transmon	5Serial No
Test Engineer	Xen	-
Date	2/11/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit......Transmon_5.....Serial No Test Engineer....Xen.... Date......2/11/10.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2	-131.1dB	-109.3dB	501Hz
Channel 2	Channel 1	-143.2dB	-106.7dB	617Hz
Channel 2	Channel 3	-130.5dB	-107.6dB	234Hz
Channel 3	Channel 2	-141.1dB	-107.5dB	871Hz
Channel 3	Channel 4	-135.5dB	-107.2dB	147Hz
Channel 4	Channel 3	-126.3dB	-109.3dB	234Hz

Unit......Transmon_5.....Serial No Test Engineer....Xen.... Date......2/11/10.....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.68	\checkmark
Ch2	5.65V	5.68	\checkmark
Ch3	5.65V	5.67	\checkmark
Ch4	5.65V	5.68	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit......Transmon_6.....Serial No Test Engineer....Xen.... Date......2/11/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......Transmon_6.....Serial No Test Engineer....Xen.... Date......2/11/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_6.....Serial No Test Engineer....Xen.... Date......2/11/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit.....Transmon_6....Serial No Test Engineer....Xen.... Date......2/11/10.....

4. Continuity Checks

J	2
-	_

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		$\overline{\mathbf{v}}$

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_6.....Serial No Test Engineer....Xen.... Date......2/11/10.....

_ _

6. Power Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output. Record regulator outputs:

Trecolu legui			
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.07	2mV	\checkmark
+15v TP4	14.87	2mV	\checkmark
-15v TP6	-15.08	5mV	\checkmark

All Outputs smooth DC, no oscillation?

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_6.....Serial No Test Engineer....Xen.... Date......2/11/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....Transmon_6....Serial No Test Engineer....Xen....

Date......2/11/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....Transmon_6.....Serial No Test Engineer....Xen....

Date......2/11/10.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.3	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.49	0.4v to 0.5v	\checkmark
Ch2	0.49	0.4v to 0.5v	\checkmark
Ch3	0.49	0.4v to 0.5v	\checkmark
Ch4	0.49	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit	Transmon	6	Serial No .	
Test Engineer	Xen	-		
Date	2/11/10			

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	.Transmon	6	.Serial No
Test Engineer	Xen	•	
Date	.2/11/10		

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_6.....Serial No Test Engineer....Xen.... Date......2/11/10.....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.68	\checkmark
Ch2	5.65V	5.69	\checkmark
Ch3	5.65V	5.68	\checkmark
Ch4	5.65V	5.68	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit......Transmon_7....Serial No Test Engineer....Xen.... Date......2/11/10....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.
Unit......Transmon_7....Serial No Test Engineer....Xen.... Date......2/11/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_7....Serial No Test Engineer....Xen.... Date......2/11/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit.....Transmon_7....Serial No Test Engineer....Xen.... Date......2/11/10.....

4. Continuity Checks

	^
	_
J	
-	_

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_7....Serial No Test Engineer....Xen.... Date......2/11/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output. Record regulator outputs:

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.99	1mV	\checkmark
+15v TP4	14.93	1mV	\checkmark
-15v TP6	-14.98	5mV	\checkmark

All Outputs smooth DC, no oscillation?

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_7.....Serial No Test Engineer....Xen.... Date......2/11/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit......Transmon_7.....Serial No Test Engineer.....Xen....

Date......2/11/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

Unit.....Transmon_7....Serial No Test Engineer....Xen....

Date.....2/11/10.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.25	3v to 3.4v	\checkmark
Ch2	3.25	3v to 3.4v	\checkmark
Ch3	3.25	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.49	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit	Transmon	7Serial No
Test Engineer	Xen	·
Date		

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel. Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel.

Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	.Transmon	7Serial No
Test Engineer	Xen	· · · · · · · · · · · · · · · · · · ·
Date	.2/11/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_7....Serial No Test Engineer....Xen.... Date......2/11/10.....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.68	\checkmark
Ch2	5.65V	5.69	\checkmark
Ch3	5.65V	5.68	\checkmark
Ch4	5.65V	5.68	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit......Transmon_8.....Serial No Test Engineer....Xen.... Date......3/11/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......Transmon_8.....Serial No Test Engineer....Xen.... Date......3/11/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_8.....Serial No Test Engineer....Xen.... Date......3/11/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit......Transmon_8.....Serial No Test Engineer....Xen....

4. Continuity Checks

J2	
-	

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	
9	Imon4N		21	

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_8.....Serial No Test Engineer....Xen.... Date......3/11/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.07	4mV	\checkmark
+15v TP4	14.89	4mV	\checkmark
-15v TP6	-15.07	5mV	\checkmark

All Outputs smooth DC, no oscillation?

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_8.....Serial No Test Engineer....Xen.... Date......3/11/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....Transmon_8....Serial No Test Engineer....Xen....

Date......3/11/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....Transmon_8.....Serial No Test Engineer....Xen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit	Transmon	8	.Serial No	
Test Engineer	Xen	-		
Date				

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	Transmon	8	Serial No
Test Engineer	Xen	•	
Date			

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_8.....Serial No Test Engineer....Xen.... Date......3/11/10.....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.67	\checkmark
Ch2	5.65V	5.70	\checkmark
Ch3	5.65V	5.68	\checkmark
Ch4	5.65V	5.68	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit......Transmon_9.....Serial No Test Engineer....Xen.... Date......3/11/10.....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......Transmon_9.....Serial No Test Engineer....Xen.... Date......3/11/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_9.....Serial No Test Engineer....Xen.... Date......3/11/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit.....Transmon_9....Serial No Test Engineer....Xen.... Date......3/11/10.....

4. Continuity Checks

J	2
-	_

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	$\overline{\mathbf{v}}$

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_9.....Serial No Test Engineer....Xen.... Date......3/11/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regula	alor oulpuls.		
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.04	2mV	\checkmark
+15v TP4	14.91	2mV	\checkmark
-15v TP6	-14.98	5mV	\checkmark

All Outputs smooth DC, no oscillation?

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_9.....Serial No Test Engineer....Xen.... Date......3/11/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark
Unit.....Transmon_9....Serial No Test Engineer....Xen....

Date......3/11/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

Unit.....Transmon_9.....Serial No Test Engineer....Xen....

Date.....3/11/10....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.3	3v to 3.4v	\checkmark
Ch4	3.3	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit	Transmon	9	Serial No .	
Test Engineer	Xen	-		
Date				

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	\checkmark
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	Transmon	9Serial No
Test Engineer	Xen	-
Date	3/11/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_9.....Serial No Test Engineer....Xen.... Date......3/11/10.....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.68	\checkmark
Ch2	5.65V	5.68	\checkmark
Ch3	5.65V	5.67	\checkmark
Ch4	5.65V	5.68	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit.....Transmon_10....Serial No Test Engineer....Xen.... Date......3/11/10....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit.....Transmon_10.....Serial No Test Engineer....Xen..... Date......3/11/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_10.....Serial No Test Engineer....Xen.... Date......3/11/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit.....Serial No Test Engineer....Xen....

4. Continuity Checks

J2	
-	

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL			To J1 PIN	OK?
1	Imon1P			5	\checkmark
2	Imon2P			6	\checkmark
3	Imon3P			7	\checkmark
4	Imon4P	8		\checkmark	
	5	0V		\checkmark	
6	Imon1N			18	\checkmark
7	Imon2N			19	\checkmark
8	Imon3N			20	\checkmark
9	Imon4N			21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_10.....Serial No Test Engineer....Xen.....

Date.....3/11/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:				
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?	
+12v TP5	12.02	2mV	\checkmark	
+15v TP4	14.89	2mV	\checkmark	
-15v TP6	-15.11	5mV	\checkmark	

All Outputs smooth DC, no oscillation?

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_10.....Serial No Test Engineer....Xen.... Date......3/11/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....Serial No Test Engineer....Xen....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.3	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.66	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....Serial No Test Engineer....Xen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.2	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......Transmon_10.....Serial No Test Engineer....Xen.... Date......3/11/10.....

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?		
Ch1	\checkmark		
Ch2	\checkmark		
Ch3	\checkmark		
Ch4	\checkmark		

Unit	Transmon	10	.Serial No
Test Engineer	Xen	-	
Date	3/11/10		

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_10.....Serial No Test Engineer....Xen.... Date......3/11/10.....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.68	\checkmark
Ch2	5.65V	5.70	\checkmark
Ch3	5.65V	5.67	\checkmark
Ch4	5.65V	5.69	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit.....Transmon_11....Serial No Test Engineer....Xen.... Date.....4/11/10....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit......Transmon_11.....Serial No Test Engineer....Xen..... Date......4/11/10.....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit.....Serial No Test Engineer....Xen.... Date......3/11/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit.....Serial No Test Engineer....Xen....

4. Continuity Checks

J2	
-	

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+ 4		\checkmark
	5	0V 🗸		
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL			To J1 PIN	OK?
1	Imon1P			5	\checkmark
2	Imon2P			6	\checkmark
3	Imon3P			7	\checkmark
4	Imon4P	8		\checkmark	
	5	0V		\checkmark	
6	Imon1N			18	\checkmark
7	Imon2N			19	\checkmark
8	Imon3N			20	$\overline{\mathbf{v}}$
9	Imon4N			21	$\overline{\mathbf{v}}$

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_11.....Serial No Test Engineer....Xen.....

Date.....3/11/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regula			
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.97	1mV	\checkmark
+15v TP4	14.80	1mV	\checkmark
-15v TP6	-15.07	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_11.....Serial No Test Engineer....Xen.... Date......3/11/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....Serial No Test Engineer....Xen....

Date......3/11/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail	
Ch1	3.4	3.3v to 3.7v	\checkmark	
Ch2	3.4	3.3v to 3.7v	\checkmark	
Ch3	3.4	3.3v to 3.7v	\checkmark	
Ch4	3.4	3.3v to 3.7v	\checkmark	

10Hz

	Output	Specification	Pass/Fail	
Ch1	0.68	0.48 to 0.75v	\checkmark	
Ch2	0.68	0.48 to 0.75v	\checkmark	
Ch3	0.68	0.48 to 0.75v	\checkmark	
Ch4	0.68	0.48 to 0.75v	\checkmark	

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....Serial No Test Engineer....Xen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail	
Ch1	4.9	4.7v to 5v	\checkmark	
Ch2	4.9	4.7v to 5v	\checkmark	
Ch3	4.9	4.7v to 5v	\checkmark	
Ch4	4.9	4.7v to 5v	\checkmark	

1Hz

	Output	Specification	Pass/Fail	
Ch1	3.3	3v to 3.4v	\checkmark	
Ch2	3.3	3v to 3.4v	\checkmark	
Ch3	3.3	3v to 3.4v	\checkmark	
Ch4	3.3	3v to 3.4v	\checkmark	

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit	Transmon	11Serial No
Test Engineer	Xen	-
Date	3/11/10	

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?				
Ch1	\checkmark				
Ch2	\checkmark				
Ch3	\checkmark				
Ch4	\checkmark				

Unit	Transmon	11Serial No
Test Engineer	Xen	-
Date	3/11/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_11.....Serial No Test Engineer....Xen..... Date......4/11/10.....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping2	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.69	\checkmark
Ch2	5.65V	5.69	\checkmark
Ch3	5.65V	5.68	\checkmark
Ch4	5.65V	5.69	\checkmark
LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit.....Transmon_12....Serial No Test Engineer....Xen.... Date.....4/11/10....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit.....Transmon_12....Serial No Test Engineer....Xen.... Date......4/11/10....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_12.....Serial No Test Engineer....Xen.... Date......4/11/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit.....Serial No Test Engineer....Xen....

Date......4/11/10.....

4. Continuity Checks

1	2
J	4

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	$\overline{\mathbf{v}}$

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		$\overline{\mathbf{v}}$

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_12.....Serial No Test Engineer....Xen....

Date......4/11/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regula	ator outputs:		
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.99	1mV	\checkmark
+15v TP4	14.92	1mV	\checkmark
-15v TP6	-15.11	5mV	\checkmark

All Outputs smooth DC, no oscillation?

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit......Transmon_12.....Serial No Test Engineer....Xen..... Date......4/11/10.....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....Serial No Test Engineer....Xen....

Date.....4/11/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.5	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.70	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit.....Serial No Test Engineer....Xen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7v to 5v	\checkmark
Ch2	4.85	4.7v to 5v	\checkmark
Ch3	4.85	4.7v to 5v	\checkmark
Ch4	4.85	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.25	3v to 3.4v	\checkmark
Ch2	3.25	3v to 3.4v	\checkmark
Ch3	3.25	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.50	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......Transmon_12.....Serial No Test Engineer....Xen.... Date......4/11/10.....

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	.Transmon	12	Serial No	
Test Engineer	Xen	-		
Date	4/11/10			

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_12.....Serial No Test Engineer....Xen..... Date......4/11/10.....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not	\checkmark	\checkmark	\checkmark	\checkmark
Clipping?				

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.70	\checkmark
Ch2	5.65V	5.70	\checkmark
Ch3	5.65V	5.69	\checkmark
Ch4	5.65V	5.68	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit.....Transmon_13....Serial No Test Engineer....Xen.... Date.....4/11/10....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit.....Transmon_13....Serial No Test Engineer....Xen.... Date......4/11/10....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit......Transmon_13.....Serial No Test Engineer....Xen.... Date......4/11/10.....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit.....Serial No Test Engineer....Xen....

Date......4/11/10.....

4. Continuity Checks

1	2
J	4

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	$\overline{\mathbf{v}}$
9	Imon4N		21	$\overline{\mathbf{v}}$

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_13.....Serial No Test Engineer....Xen....

Date.....4/11/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regula	ator outputs:		
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	11.98	2mV	\checkmark
+15v TP4	14.93	2mV	\checkmark
-15v TP6	-15.09	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit.....Transmon_13.....Serial No Test Engineer....Xen.... Date......4/11/10....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....Serial No Test Engineer....Xen....

Date.....4/11/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.4	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

Unit.....Serial No Test Engineer....Xen.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.3	3v to 3.4v	\checkmark
Ch2	3.3	3v to 3.4v	\checkmark
Ch3	3.25	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......Transmon_13.....Serial No Test Engineer....Xen.... Date......4/11/10.....

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	Transmon	13Serial No
Test Engineer	Xen	-
Date	4/11/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit.....Transmon_13....Serial No Test Engineer....Xen.... Date......4/11/10....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.68	\checkmark
Ch2	5.65V	5.69	\checkmark
Ch3	5.65V	5.68	\checkmark
Ch4	5.65V	5.67	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit.....Transmon_14....Serial No Test Engineer....Xen.... Date.....4/11/10....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit.....Transmon_14....Serial No Test Engineer....Xen.... Date......4/11/10....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit.....Transmon_14....Serial No Test Engineer....Xen.... Date......4/11/10....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit.....Serial No Test Engineer....Xen....

Date......4/11/10.....

4. Continuity Checks

1	2
J	4

PIN	SIGNAL	DESCRIPTION To J1 PIN		OK?
1	PD1P	Photodiode A+ 1		\checkmark
2	PD2P	Photodiode B+ 2		\checkmark
3	PD3P	Photodiode C+ 3		\checkmark
4	PD4P	Photodiode D+ 4		\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D- 17		\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		
25	0V (TP3)		
5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_14.....Serial No Test Engineer....Xen....

Date......4/11/10.....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regula	alor oulpuls.		
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?
+12v TP5	12.06	1mV	\checkmark
+15v TP4	14.97	1mV	\checkmark
-15v TP6	-15.07	5mV	\checkmark

All Outputs smooth DC, no oscillation? \checkmark

Record Power Supply Currents

Depard regulator outpute

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit.....Transmon_14....Serial No Test Engineer....Xen.... Date......4/11/10....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....Serial No Test Engineer....Xen.....

Date.....4/11/10.....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7 to 5v	\checkmark
Ch2	4.9	4.7 to 5v	\checkmark
Ch3	4.9	4.7 to 5v	\checkmark
Ch4	4.9	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.35	3.3v to 3.7v	\checkmark
Ch2	3.35	3.3v to 3.7v	\checkmark
Ch3	3.35	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.67	0.48 to 0.75v	\checkmark
Ch2	0.67	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.68	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......Transmon_14.....Serial No Test Engineer....Xen....

Date......4/11/10.....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.20	3v to 3.4v	\checkmark
Ch2	3.20	3v to 3.4v	\checkmark
Ch3	3.20	3v to 3.4v	\checkmark
Ch4	3.25	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.46	0.4v to 0.5v	\checkmark
Ch3	0.46	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit	Transmon	14Serial No
Test Engineer	Xen	-
Date	4/11/10	

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	Transmon	14Serial No
Test Engineer	Xen	-
Date	4/11/10	

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit.....Transmon_14....Serial No Test Engineer....Xen.... Date.....4/11/10....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.69	\checkmark
Ch2	5.65V	5.69	\checkmark
Ch3	5.65V	5.68	\checkmark
Ch4	5.65V	5.68	\checkmark

LIGO Laboratory / LIGO Scientific Collaboration

LIGO-T1000572-v1 Advanced LIGO UK 28 September 2010

Transmon Coil Driver Board Test Plan

R. M. Cutler, University of Birmingham

Distribution of this document: Inform aligo_sus

This is an internal working note of the Advanced LIGO Project, prepared by members of the UK team.

Institute for Gravitational Research University of Glasgow Phone +44 (0) 141 330 5884 Fax +44 (0) 141 330 6833 E-mail k.strain@physics.gla.ac.uk Engineering Department CCLRC Rutherford Appleton Laboratory Phone +44 (0) 1235 445 297 Fax +44 (0) 1235 445 843 E-mail J.Greenhalgh@rl.ac.uk School of Physics and Astronomy University of Birmingham Phone +44 (0) 121 414 6447 Fax +44 (0) 121 414 3722 E-mail <u>av@star.sr.bham.ac.uk</u> Department of Physics University of Strathclyde Phone +44 (0) 1411 548 3360 Fax +44 (0) 1411 552 2891 E-mail <u>N.Lockerbie@phys.strath.ac.uk</u>

http://www.ligo.caltech.edu/ http://www.physics.gla.ac.uk/igr/sus/ http://www.sr.bham.ac.uk/research/gravity/rh,d,2.html http://www.eng-external.rl.ac.uk/advligo/papers_public/ALUK_Homepage.htm

TRANSMON COIL DRIVER BOARD TEST PLAN

Unit.....Transmon_16....Serial No Test Engineer....Xen.... Date......8/11/10....

Contents

- 1. Description
- 2. Test Equipment
- 3. Inspection
- 4. Continuity Checks
- 5. Test Set Up
- 6. Power
- 7. Relay operation
- 8. Corner Frequency Tests
- 9. Monitor Outputs
- **10. Distortion**
- 11. DC Stability
- 12. Crosstalk Tests
- 13. Dynamic range

1. Description

Block diagram



2. Description

Each Transmon Driver board consists of four identical channels and three power regulators, which provide regulated power to the four channels.

Taking the diagram block by block, the first block contains relays which switch the circuit between the normal inputs and the test inputs.

The second block contains a low pass filter with a corner frequency of 1 Hz, followed by a complimentary zero at 10 Hz. To a good approximation, the gain is reduced by a factor of 0.7 at 1 Hz, the attenuation increases at a rate of 10dB/decade up to the corner frequency of the zero at 10 Hz, after which the characteristic levels off. This filter may be switched in and out as required by relay control. Operational amplifiers follow which have a gain of 1.2.

The third block contains a filter with a similar characteristic, the main difference being that this filter is not switchable.

This is followed by the output buffer stage, consisting of an operational amplifier followed by a power driver buffer. The power driver is unity gain, and the operational amplifier provides the gain in this stage. The loop is closed around the buffer/operational amplifier pair. The current limit is set to 0.25A.

The outputs are buffered by unity gain voltage followers which drive the monitor board.

Unit.....Transmon_16....Serial No Test Engineer....Xen.... Date......8/11/10....

2. Test equipment

Power supplies (At least +/- 20v variable, 1A) Signal generator (capable of delivering 10v peak, 0.1Hz to 10 KHz)) Digital oscilloscope Analogue oscilloscope Agilent Dynamic Signal Analyser (or similar) Low noise Balanced Driver circuit Relay test box

Record the Models and serial numbers of the test equipment used below.

Unit (e.g. DVM)	Manufacturer	Model	Serial Number
Signal Generator	Agilent	33250A	
Oscilloscope	ISO-TECH	ISR622	
PSU*2	Farnell	L30-2	
DVM	Fluke	77111	
Signal analyzer	Agilent	35670A	
Pre-amplifier	Stanford Systems	SR560	
DVM	TENMA	72-7730	
V/I calibrator	Time Electronics	1044	
Function Generator	Hitachi	VG-4429	

Unit.....Transmon_16....Serial No Test Engineer....Xen.... Date......8/11/10....

3. Inspection

Workmanship

Inspect the general workmanship standard and comment: $\sqrt{}$

C21 and C26 have been replaced by a 10nF polypropylene capacitor on all channels.

C200 has been soldered across R5 and R23 on all channels.

Links:

Check that links W4 and W5 are present on each channel. If not, connect them.

Unit.....Serial No Test Engineer....Xen....

4. Continuity Checks

J2

PIN	SIGNAL	DESCRIPTION	To J1 PIN	OK?
1	PD1P	Photodiode A+	1	\checkmark
2	PD2P	Photodiode B+	2	\checkmark
3	PD3P	Photodiode C+	3	\checkmark
4	PD4P	Photodiode D+	4	\checkmark
	5	0V	\checkmark	
6	PD1N	Photodiode A-	14	\checkmark
7	PD2N	Photodiode B-	15	\checkmark
8	PD3N	Photodiode C-	16	\checkmark
9	PD4N	Photodiode D-	17	\checkmark

J5

PIN	SIGNAL		To J1 PIN	OK?
1	Imon1P		5	\checkmark
2	Imon2P		6	\checkmark
3	Imon3P		7	\checkmark
4	Imon4P		8	\checkmark
	5	0V	\checkmark	
6	Imon1N		18	\checkmark
7	Imon2N		19	\checkmark
8	Imon3N		20	\checkmark
9	Imon4N		21	\checkmark

Power Supply to Satellite box

J1

PIN	SIGNAL	DESCRIPTION	OK?
9	V+ (TP1)	+17v Supply	\checkmark
10	V+ (TP1)	+17v Supply	\checkmark
11	V- (TP2)	-17v Supply	\checkmark
12	V- (TP2)	-17v Supply	\checkmark
13	0V (TP3)		\checkmark
22	0V (TP3)		\checkmark
23	0V (TP3)		\checkmark
24	0V (TP3)		\checkmark
25	0V (TP3)		\checkmark

5. TEST SET UP



Note:

(1) Input signal to differential amplifier is generally stated in the tests below. There is therefore an inherent gain of 2 in the system.

(2) Some signal generators will indicate 1vpk/pk when the output is in fact 1v Peak into the high impedance Differential driver used. The test procedure refers to the actual voltage out of the signal generator.

Connections:

Differential signal inputs to the board under test:

J3 pins 1, 2, 3, 4 = positive input J3 pins 6, 7, 8, 9 = negative input J3 pin 5 = ground

Power

J1 pin 9, 10 = +16.5v J1 pin 11,12 = -16.5 J1 pins 22, 23, 24, 25 = 0v

Outputs

Ch1- = J4 pin 9
Ch2- = J4 pin 11
Ch3- = J4 pin 13
Ch4- = J4 pin 15

Unit......Transmon_16.....Serial No Test Engineer....Xen....

6. Power

Check the polarity of the wiring: 3 Pin Power Connector

Set the power supply outputs to zero. Connect power to the unit Increase the voltages on the supplies to +/-3V. Determine that the supply polarities are correct on TP1 and TP2. If they are, increase input voltages to +/- 16.5v. Record the output voltages, measured on a 4 digit DVM, from each regulator Observe the output on an analogue oscilloscope, set to AC. Measure and record the peak to peak noise on each output.

Record regulator outputs:					
Regulator	Output voltage	Output noise	Nominal +/- 0.5v?		
+12v TP5	11.98	2mV	\checkmark		
+15v TP4	14.91	2mV	\checkmark		
-15v TP6	-15.08	5mV	\checkmark		

All Outputs smooth DC, no oscillation?

Record Power Supply Currents

Supply	Current
+16.5v	350mA
-16.5v	250mA

If the supplies are correct, proceed to the next test.

Unit.....Transmon_16....Serial No Test Engineer....Xen.... Date......8/11/10....

7. Relay Operation

Operate each relay in turn.

Observe its operation. LEDs should illuminate when the relays are operated.

Filter

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Test Switches

Channel	Indicator		OK?
	ON	OFF	
Ch1	\checkmark	\checkmark	\checkmark
Ch2	\checkmark	\checkmark	\checkmark
Ch3	\checkmark	\checkmark	\checkmark
Ch4	\checkmark	\checkmark	\checkmark

Unit.....Serial No Test Engineer....Xen.....

Date.....8/11/10....

8. Corner frequency tests

Apply a signal to the input, amplitude 1v peak, Frequency 1Hz.8.1 Both Filters out: Remove W4 and W5

Measure and record the Peak to Peak output between TP9 and TP13 at 1Hz, 10Hz and 100Hz for each channel

	1Hz	10Hz	100Hz	Specification	Pass/Fail
Ch1	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch2	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch3	4.9	5.0	5.0	4.7v to 5v	\checkmark
Ch4	4.9	5.0	5.0	4.7v to 5v	\checkmark

8.2 Switched filter in: Remove W5, insert W4

Switch in the filter and test the response at 0.1Hz, 1Hz, 10Hz, 10Hz, and 1KHz. Measure and record the Peak to Peak output between TP9 and TP13. 0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.85	4.7 to 5v	\checkmark
Ch2	4.85	4.7 to 5v	\checkmark
Ch3	4.85	4.7 to 5v	\checkmark
Ch4	4.85	4.7 to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.4	3.3v to 3.7v	\checkmark
Ch2	3.4	3.3v to 3.7v	\checkmark
Ch3	3.4	3.3v to 3.7v	\checkmark
Ch4	3.35	3.3v to 3.7v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.68	0.48 to 0.75v	\checkmark
Ch2	0.68	0.48 to 0.75v	\checkmark
Ch3	0.68	0.48 to 0.75v	\checkmark
Ch4	0.67	0.48 to 0.75v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.48	0.4v to 0.5v	\checkmark
Ch2	0.48	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.48	0.4v to 0.5v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.47	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

Unit......Transmon_16.....Serial No Test Engineer....Xen....

8.3 Fixed filter in: Remove W4, insert W5

Measure and record the peak to peak output between TP9 and TP13 at 0.1Hz. Repeat for 1Hz, 10Hz, 100Hz, and 1KHz.

0.1Hz

	Output	Specification	Pass/Fail
Ch1	4.9	4.7v to 5v	\checkmark
Ch2	4.9	4.7v to 5v	\checkmark
Ch3	4.9	4.7v to 5v	\checkmark
Ch4	4.9	4.7v to 5v	\checkmark

1Hz

	Output	Specification	Pass/Fail
Ch1	3.25	3v to 3.4v	\checkmark
Ch2	3.2	3v to 3.4v	\checkmark
Ch3	3.2	3v to 3.4v	\checkmark
Ch4	3.2	3v to 3.4v	\checkmark

10Hz

	Output	Specification	Pass/Fail
Ch1	0.47	0.4v to 0.5v	\checkmark
Ch2	0.47	0.4v to 0.5v	\checkmark
Ch3	0.48	0.4v to 0.5v	\checkmark
Ch4	0.47	0.4v to 0.5v	\checkmark

100Hz

	Output	Specification	Pass/Fail
Ch1	0.16	0.15v to 0.16v	\checkmark
Ch2	0.16	0.15v to 0.16v	\checkmark
Ch3	0.16	0.15v to 0.16v	\checkmark
Ch4	0.16	0.15v to 0.16v	\checkmark

1 KHz

	Output	Specification	Pass/Fail
Ch1	0.16	0.14v to 0.16v	\checkmark
Ch2	0.16	0.14v to 0.16v	\checkmark
Ch3	0.16	0.14v to 0.16v	\checkmark
Ch4	0.16	0.14v to 0.16v	\checkmark

Unit......Transmon_16.....Serial No Test Engineer....Xen.... Date......8/11/10.....

9. Monitor Outputs

Remove links W4 and W5.

Connect a 39 ohm dummy load to each channel.

Apply a 1V r.m.s input at 10Hz measured between TP10 and TP14, and record the differential output from each monitor pair on P1 for each channel. Compare them with the voltage outputs (TP9 to TP13).

Voltage monitors

Ch.	Nominal	Output: TP9 to TP13	Monitor Pins	Monitor Voltage	Pass/Fail: O/P = Mon? (+/- 0.1v)
1	4.9v	1.22	Pin 1 to Pin 2	1.22	\checkmark
2	4.9v	1.22	Pin 5 to Pin 6	1.22	\checkmark
3	4.9v	1.22	Pin 9 to Pin 10	1.22	
4	4.9v	1.22	Pin 13 to Pin 14	1.22	\checkmark

Current monitors

Ch.	Nominal	Monitor Pins	Monitor Voltage	Pass/Fail: Equal? (+/- 0.1v)
1	0.4v	Pin 3 to Pin 4	0.4	\checkmark
2	0.4v	Pin 7 to Pin 8	0.4	\checkmark
3	0.4v	Pin 11 to Pin 12	0.4	\checkmark
4	0.4v	Pin 15 to Pin 16	0.4	\checkmark

10. Distortion

Filter out. Increase input voltage to 10v peak, f = 1KHz. Dummy 39 Ohm loads. Observe the voltage across each load with an oscilloscope.

	Distortion Free?
Ch1	\checkmark
Ch2	\checkmark
Ch3	\checkmark
Ch4	\checkmark

Unit	Transmon	16	Serial No	
Test Engineer	Xen	-		
Date	8/11/10			

11. DC Stability

Use the precision voltage source via a break out box on the input (J3). All filters off. Record the differential output voltage between TP7 and TP11. Check stability while slowly increasing the output voltage. (Link W2 in)

	J3 pins 1,6		J3 pins 2,7		J3 pins 3,8		J3 pins 4,9	
	Ch1 o/p	Ch1 stable ?	Ch2 o/p	Ch2 stable ?	Ch3 o/p	Ch3 stable ?	Ch4 o/p	Ch4 stable ?
-10v	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark	-24.5	\checkmark
-7v	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark	-17.4	\checkmark
-5v	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark	-12.5	\checkmark
-1v	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark	-2.5	\checkmark
0v	0	\checkmark	0	\checkmark	0	\checkmark	0	\checkmark
1v	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark	2.5	\checkmark
5v	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark	12.2	\checkmark
7v	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark	17.0	\checkmark
10v	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark	24.5	\checkmark

Unit.....Serial No Test Engineer..... Date.....

12. Crosstalk Tests

The purpose of these tests is to determine the level of crosstalk between each of the channels. As this is a lengthy test, and is mainly a function of board layout, it may be decided to perform the full test on a sample board only, and repeat the quick test on subsequent units.

12.1 Full Test

As crosstalk is a function of board layout, this test is only necessary on a sample basis.

Use the HP Dynamic signal analyser to measure the cross talk between adjacent channels.

Apply the source, set at 1v r.m.s, to each channel in turn, via the differential driver, while grounding the inputs to adjacent channels.

Measure the transfer function to adjacent channels.

Record the maximum outputs on adjacent channels, and record the frequency at which this occurs. (Assuming an output signal is detectable).

INPUT	OUTPUT	Output @	Maximum	@
CHANNEL	CHANNEL	10Hz	o/p	Frequency
Channel 1	Channel 2			
Channel 2	Channel 1			
Channel 2	Channel 3			
Channel 3	Channel 2			
Channel 3	Channel 4			
Channel 4	Channel 3			

Unit......Transmon_16.....Serial No Test Engineer....Xen..... Date......8/11/10.....

13. Dynamic Range Tests

In this test, the board is tested at maximum dynamic range.

Connect a 39 Ohm load resistor to the output of each channel. Switch out the filters. Apply a 10v peak sinusoidal signal at 10 Hz to the input. Check that the signal on TP10 is 10v peak.

Observe the differential output voltage across the load resistors with an oscilloscope. Check that the waveforms are not clipping.

	Ch1	Ch2	Ch3	Ch4
Not Clipping?	\checkmark	\checkmark	\checkmark	\checkmark

If the waveforms are not clipping, measure the output peak differential voltage across each load resistor, and record it in the table below.

	Theoretical o/p	Measured	OK?
Ch1	5.65V	5.68	\checkmark
Ch2	5.65V	5.70	\checkmark
Ch3	5.65V	5.68	\checkmark
Ch4	5.65V	5.69	\checkmark