

Rev.	Description	Date
A	Initial Release	June 2007
B	Corrected ADC drive voltages, cleaned up PCB layout.	August 2007
B1	As built of Rev. B. Tied U6 pin 25 to 3.3V, changed C2 & C12 to 820pF, tied U20 pin 7 to +AV1.	December 2007

**Title:** ADC Test Board



**Size:** B    **DCC Number:** D060535    **SCH / PCB Revision:** B1    **Engineer:** Joshua R. Myers

**Date:** 12/17/2007    **Time:** 12:49:46 PM

**File:** C:\Documents and Settings\jmyers\My Documents\LHOBoards\Joshua\ADC Test Board\Rev. B - As Built\ADCTB\_OverSheet.SchDoc

**LIGO Laboratory**  
California Institute of Technology  
Massachusetts Institute of Technology

**LIGO**



Title <b>ADC Test Board: Quad ADC</b>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology		LIGO	
Size: B	DCC Number: D060535	SCH / PCB Revision: B1	Engineer: Joshua R. Myers	Date: 12/17/2007	
File: C:\Documents and Settings\jmyers\My Documents\LHOBoards\Joshua\ADC Test Board\Rev. B - As Built\ADCTB_Quad.SchDoc			Time: 12:49:47 PM		

5th order Cheby, 200kHz cut-off, 0.5dB ripple

