
















Title Stand Alone Uplink: FPGA Design		
Size B	Number D060288	Revision A
Date: 2/28/2008	Sheet of	Drawn By: Daniel Sigg
File: C:\User\...\FPGAUplinkSA1.SchDoc		










Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
B	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...FPGAUplinkSA2.SchDoc	Drawn By Daniel Sigg




Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
B	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...\Clock.SchDoc	Drawn By: Daniel Sigg




Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
B	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...\Input.SchDoc	Drawn By: Daniel Sigg




Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
B	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...\Output.SchDoc	Drawn By: Daniel Sigg




Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
B	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...\Loopback.SchDoc	Drawn By: Daniel Sigg




Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
B	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...\Uplink.SchDoc	Drawn By: Daniel Sigg




Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
c	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...MgtProcessor.SchDoc	Drawn By: Daniel Sigg




Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
B	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...RX_engine.SchDoc	Drawn By: Daniel Sigg














Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
B	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...\SimADC.SchDoc	Drawn By: Daniel Sigg












Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
B	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...\SimDAC.SchDoc	Drawn By: Daniel Sigg



Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
B	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...\TX_engine.SchDoc	Drawn By: Daniel Sigg



Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
B	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...\TX_microcode.SchDoc	Drawn By: Daniel Sigg



Title		
Stand Alone Uplink: FPGA Design		
Size	Number	Revision
B	D060288	A
Date:	2/28/2008	Sheet of
File:	C:\User\...\RX_microcode.SchDoc	Drawn By: Daniel Sigg