



CTB / TEST FPGA TOP SHEET		
Site D	Number D060280	Revision 00
Date 8/20/2005	Sheet 1 of 3	
File: C:\Documents and Settings\JPPGAC1\KLO\submissions\by_Paul Schwindberg\Das		





Title IIR/FPGA Filter Engine		
Size A	Number D060280	Revision 00
Date: 8/30/2006	Sheet 3 of 3	
File: C:\Documents and Settings\...\FPGACLK2\SohDow	By: Daniel Sigg	

```

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_misc.all;
use IEEE.std_logic_unsigned.all;

entity okHostInterface is
  port (
    hi_clk      : in std_logic;
    hi_rdwr     : in std_logic;
    hi_cs       : in std_logic;
    hi_addr     : in std_logic_vector(3 downto 0);
    hi_data     : inout std_logic_vector(15 downto 0);
    hi_irq      : out std_logic;
    hi_busy     : out std_logic;
    ti_clk      : out std_logic;
    ti_control  : out std_logic_vector(12 downto 0);
    ti_data     : inout std_logic_vector(15 downto 0)
  );
end okHostInterface;

architecture arch of okHostInterface is
  component BUFG port (
    I : in std_logic;
    O : out std_logic);
  end component;

  component IOBUF port (
    T : in std_logic;
    O : out std_logic;
    I : in std_logic;
    IO : inout std_logic);
  end component;

  component okHostInterfaceCore port (
    hi_clk : in std_logic;
    hi_rdwr : in std_logic;
    hi_cs : in std_logic;
    hi_irq : out std_logic;
    hi_busy : out std_logic;
    hi_dir : out std_logic;
    hi_addr : in std_logic_vector(3 downto 0);
    hi_datain : in std_logic_vector(15 downto 0);
    hi_dataout : out std_logic_vector(15 downto 0);
    ti_control : out std_logic_vector(12 downto 0);
    ti_data : inout std_logic_vector(15 downto 0));
  end component;

  signal hi_datain : std_logic_vector(15 downto 0);
  signal hi_dataout : std_logic_vector(15 downto 0);
  signal hi_dir : std_logic;
  signal ti_clk_int : std_logic;
begin
  ti_clk <= ti_clk_int;

  -- Clock buffer for the Host Interface clock.
  --clkbuf : BUFG port map (I => hi_clk, O => ti_clk_int);
  ti_clk_int <= hi_clk;

  -- Instantiate bidirectional IOBUFs for the hi_data lines.
  iobuf_gen : for i in 0 to 15 generate
  begin
    buf : IOBUF port map (T => hi_dir, O => hi_datain(i), I => hi_dataout(i), IO => hi_data(i));
  end generate iobuf_gen;

```

-- Instantiate the core Host Interface.

hicore : okHostInterfaceCore **port map**(

hi_clk => ti_clk_int,

hi_rdwr => hi_rdwr,

hi_cs => hi_cs,

hi_irq => hi_irq,

hi_busy => hi_busy,

hi_addr => hi_addr,

hi_dir => hi_dir,

hi_datain => hi_datain,

hi_dataout => hi_dataout,

ti_control => ti_control,

ti_data => ti_data);

end arch;

```

-- SubModule IIR_Interface
-- Created 4/12/2005 6:49:14 PM

library IEEE;
use IEEE.Std_Logic_1164.all;

entity IIR_Interface is port
(
    AD      : in  std_logic_vector(11 downto 0);
    D       : inout std_logic_vector(31 downto 0);
    WR      : in  std_logic;
    EN      : in  std_logic;
    MI      : in  std_logic_vector(17 downto 0);
    MO      : out std_logic_vector(17 downto 0);
    MA      : out std_logic_vector(10 downto 0);
    MWE     : out std_logic;
    DA      : in  std_logic_vector(31 downto 0);
    DB      : in  std_logic_vector(31 downto 0)
);
end IIR_Interface;

architecture RTL of IIR_Interface is

-- Signal Declarations
signal muxsel : std_logic_vector(0 downto 0);
signal muxout : std_logic_vector(31 downto 0);
signal memout : std_logic_vector(31 downto 0);
signal dout : std_logic_vector(31 downto 0);

begin
    -- mux address
    muxsel(0) <= AD(0);
    -- memory address out
    MA <= AD(10 downto 0);
    -- ADC mux
    datamux: process (DA, DB, MI, muxsel) is
    begin
        case muxsel is
            when B"0" =>
                muxout <= DA;
            when B"1" =>
                muxout <= DB;
            when others =>
                muxout <= DA;
        end case;
    end process datamux;
    -- extend memory output to 32 bits
    memout(17 downto 0) <= MI;
    memout(31 downto 18) <= (others => '0');
    -- ADC/memory mux
    dout <= muxout when AD(11) = '0'
        else memout;
    -- data out
    D <= dout when (EN = '1') and (WR = '0')
        else (others => 'Z');
    -- data in
    MO <= To_X01 (D(17 downto 0));
    -- write to memory
    MWE <= '1' when (EN = '1') and (WR = '1') and (AD(11) = '1')
        else '0';
end architecture RTL;

```

```
-- SubModule IIR_ADC4
-- Created 4/12/2005 5:51:13 PM
```

```
Library IEEE;
Use IEEE.Std_Logic_1164.all;
use IEEE.Numeric_Std.all;

entity IIR_ADC4 is port
(
    ADCA      : in  std_logic_vector(17 downto 0); -- AD7679
    ADCB      : in  std_logic_vector(17 downto 0); -- AD7679
    ADCC      : in  std_logic_vector(17 downto 0); -- AD7679
    ADCD      : in  std_logic_vector(17 downto 0); -- AD7679
    L         : in  std_logic; -- busy signal of ADC
    O         : out std_logic_vector(31 downto 0); -- sign extended ADC value
    OVF       : out std_logic -- overflow
);
end IIR_ADC4;
```

```
architecture Structure of IIR_ADC4 is

signal extA : std_logic_vector(31 downto 0);
signal extB : std_logic_vector(31 downto 0);
signal extC : std_logic_vector(31 downto 0);
signal extD : std_logic_vector(31 downto 0);
signal sum1 : signed(31 downto 0) := (others => '0');
signal sum2 : signed(31 downto 0) := (others => '0');
signal diff : signed(31 downto 0) := (others => '0');
signal reg : std_logic_vector(31 downto 0) := (others => '0');
```

```
begin
    -- sign extend and shift ADC value into 32 bit word
    load: process (L) is
    begin
        if rising_edge(L) then
            extA(6 downto 0) <= (others => '0');
            extA(24 downto 7) <= ADCA;
            extA(31 downto 25) <= (others => ADCA(17));
            extB(6 downto 0) <= (others => '0');
            extB(24 downto 7) <= ADCB;
            extB(31 downto 25) <= (others => ADCB(17));
            extC(6 downto 0) <= (others => '0');
            extC(24 downto 7) <= ADCC;
            extC(31 downto 25) <= (others => ADCC(17));
            extD(6 downto 0) <= (others => '0');
            extD(24 downto 7) <= ADCD;
            extD(31 downto 25) <= (others => ADCD(17));
        end if;
    end process load;
    sum1 <= signed(extA) + signed(extC);
    sum2 <= signed(extB) + signed(extD);
    diff <= sum1 - sum2;
    -- load new ADC value into register
    O <= std_logic_vector(diff);
```

```
-- check overflow on ADC input
overflow: process (L) is
begin
    if rising_edge (L) then
        if (ADCA(17 downto 6) = B"011111111111") or
           (ADCA(17 downto 6) = B"100000000000") or
           (ADCB(17 downto 6) = B"011111111111") or
           (ADCB(17 downto 6) = B"100000000000") or
           (ADCC(17 downto 6) = B"011111111111") or
```

```
C:\Documents and Settings\EE\My Documents\FPGA_Biquad\ADCcheck1\IIR_ADC4.vhd

(ADCC(17 downto 6) = B"100000000000") or
(ADCD(17 downto 6) = B"011111111111") or
(ADCD(17 downto 6) = B"100000000000") then
    OVF <= '1';
else
    OVF <= '0';
end if;
end if;
end process overflow;

end Structure;
```

```

-- SubModule IIR_ADC2
-- Created 4/12/2005 5:51:13 PM

Library IEEE;
Use IEEE.Std_Logic_1164.all;
use IEEE.Numeric_Std.all;

entity IIR_ADC2 is port
(
    ADCA      : in  std_logic_vector(17 downto 0); -- AD7679
    ADCB      : in  std_logic_vector(17 downto 0); -- AD7679
    L         : in  std_logic; -- busy signal of ADC
    O         : out std_logic_vector(31 downto 0); -- sign extended ADC value
    OVF       : out std_logic -- overflow
);
end IIR_ADC2;

architecture Structure of IIR_ADC2 is

signal extA : std_logic_vector(31 downto 0);
signal extB : std_logic_vector(31 downto 0);
signal sum : signed(31 downto 0) := (others => '0');

begin
    -- sign extend and shift ADC value into 32 bit word
    load: process (L) is
    begin
        if rising_edge(L) then
            extA(7 downto 0) <= (others => '0');
            extA(25 downto 8) <= ADCA;
            extA(31 downto 26) <= (others => ADCA(17));
            extB(7 downto 0) <= (others => '0');
            extB(25 downto 8) <= ADCB;
            extB(31 downto 26) <= (others => ADCB(17));
        end if;
    end process load;

    -- add all 4 ADC values
    sum <= signed(extA) + signed(extB);
    O <= std_logic_vector(sum);

    -- check overflow on ADC input
    overflow: process (L) is
    begin
        if rising_edge (L) then
            if (ADCA(17 downto 6) = B"011111111111") or
                (ADCA(17 downto 6) = B"100000000000") or
                (ADCB(17 downto 6) = B"011111111111") or
                (ADCB(17 downto 6) = B"100000000000") then
                OVF <= '1';
            else
                OVF <= '0';
            end if;
        end if;
    end process overflow;
end Structure;

```

-- SubModule DecimationDecod

-- Created 8/29/2006 3:46:43 PM

Library IEEE;

Use IEEE.Std_Logic_1164.all;

```
entity DecimationDecod is port
(
    I      : in  std_logic_vector(2 downto 0);
    O      : out std_logic;
    DEC    : in  std_logic_vector(1 downto 0)
);
end DecimationDecod;
```

architecture Structure of DecimationDecod is

-- Component Declarations

-- Signal Declarations

begin

-- decimation decoding

decode: process (DEC, I) is

begin

if (DEC = B"11") then

O <= I(2) or I(1) or I(0);

elsif (DEC = B"10") then

O <= I(1) or I(0);

elsif (DEC = B"01") then

O <= I(0);

else

O <= '0';

end if;

end process decode;

end Structure;

```
-- SubModule IIR_ADC
```

```
-- Created 4/12/2005 5:51:13 PM
```

```
Library IEEE;
```

```
Use IEEE.Std_Logic_1164.all;
```

```
entity IIR_DAC is port
(
    DAC      : out  std_logic_vector(31 downto 0);  -- PCM1704
    I        : in   std_logic_vector(31 downto 0);  -- filter value
    OVF      : out  std_logic  -- overflow
);
end IIR_DAC;
```

```
architecture Structure of IIR_DAC is
```

```
    signal ext : std_logic_vector(31 downto 0);
```

```
begin
```

```
    -- sign extend and shift DAC value
```

```
    ext(28 downto 0) <= I(31 downto 3);
```

```
    ext(31 downto 29) <= (others => I(31));
```

```
--
```

```
    DAC <= ext;
```

```
    -- check overflow on registered input
```

```
    overflow: process (ext) is
```

```
    begin
```

```
        if (ext(31 downto 24) = B"00001111") or
            (ext(31 downto 24) = B"11110000") then
```

```
            OVF <= '1';
```

```
        else
```

```
            OVF <= '0';
```

```
        end if;
    end process overflow;
```

```
end Structure;
```

```

-- VHDL IIR_CoeffMem
-- 2005 4 14 17 19 17
-- Created By "DXP VHDL Generator"
-- Copyright (c) 2002-2004 Altium Limited
-----

-- VHDL IIR_CoeffMem

-----


Library IEEE;
Use IEEE.std_logic_1164.all;
--synopsys translate_off
library UNISIM;
use unisim.vcomponents.all;
--synopsys translate_on

entity IIR_CoeffMem is
port
(
    A      : In  STD_LOGIC_VECTOR(6 downto 0);
    ADDR   : In  STD_LOGIC_VECTOR(10 downto 0);
    CLK    : In  STD_LOGIC;
    COEF   : Out STD_LOGIC_VECTOR(17 downto 0);
    CTRL   : Out STD_LOGIC_VECTOR(17 downto 0);
    DI     : In  STD_LOGIC_VECTOR(17 downto 0);
    DO     : Out STD_LOGIC_VECTOR(17 downto 0);
    MWE   : In  STD_LOGIC;
    SEL    : In  STD_LOGIC_VECTOR(2 downto 0)
);
end IIR_CoeffMem;

-----


architecture RTL of IIR_CoeffMem is

component RAMB16_S18_S36
    -- pragma translate_off
    generic
    (
        -- "Read during Write" attribute for functional simulation
        WRITE_MODE_A : string := "WRITE_FIRST" ; -- WRITE_FIRST(default)/READ_FIRST/ NO_CHANGE
        -- "Read during Write" attribute for functional simulation
        WRITE_MODE_B : string := "WRITE_FIRST" ; -- WRITE_FIRST(default)/READ_FIRST/ NO_CHANGE
        -- Output value after configuration
        INIT_A : bit_vector(17 downto 0) := (others => '0');
        -- Output value after configuration
        INIT_B : bit_vector(35 downto 0) := (others => '0');
        -- Output value if SSR active
        SRVAL_A : bit_vector(17 downto 0) := (others => '0');
        -- Output value if SSR active
        SRVAL_B : bit_vector(35 downto 0) := (others => '0');
        -- Plus bits initial content
        INIT_00 : bit_vector(255 downto 0) :=
            X"001963d10119000044080000442900004018000040150641008593ab00010641";
        INIT_01 : bit_vector(255 downto 0) :=
            X"081b15064c492ab74c0b150648292ab748180002001a0512040963d1042a0512";
        INIT_02 : bit_vector(255 downto 0) :=
            X"091900004c0800004c290000481800004819ea4b0c093d2e0c29ea4b08193d2e";
        INIT_03 : bit_vector(255 downto 0) :=
            X"5449537b540b0c6b5029537b50180003001a08740c09fb2c0c2a08740819fb2c";
        INIT_04 : bit_vector(255 downto 0) :=
            X"5408000054290000501800005019f2081409e2081429f2081019e208101b0c6b";
        INIT_05 : bit_vector(255 downto 0) :=
            X"5c0b03ba5829105258180005001a35b11409b045142a35b11019b04511190000";
    );
end component;

```

```

INIT_06 : bit_vector(255 downto 0) :=
  X"5c280000581800005819fa121c099ce91c29fa1218199ce9181b03ba5c491052";
INIT_07 : bit_vector(255 downto 0) :=
  X"602800006018000001800001c0800001c28000018180000191800005c080000";
INIT_08 : bit_vector(255 downto 0) :=
  X"6018000060180000240800002428000020180000201800006448000064080000";
INIT_09 : bit_vector(255 downto 0) :=
  X"6818000000180000240800002428000020180000211800006408000064280000";
INIT_0a : bit_vector(255 downto 0) :=
  X"681800002c0800002c28000028180000281800006c4800006c08000068280000";
INIT_0b : bit_vector(255 downto 0) :=
  X"001800002c0800002c28000028180000291800006c0800006c28000068180000";
INIT_0c : bit_vector(255 downto 0) :=
  X"3408000034280000301800003018000074480000740800007028000070180000";
INIT_0d : bit_vector(255 downto 0) :=
  X"3408000034280000301800003118000074080000742800007018000070180000";
INIT_0e : bit_vector(255 downto 0) :=
  X"3c28000038180000381800007c4800007c080000782800007818000000180000";
INIT_0f : bit_vector(255 downto 0) :=
  X"000193ab380000003b0000007c0800007c28000078180000781800003c080000";
INIT_10 : bit_vector(255 downto 0) :=
  X"0019c569011900004408000044290000401800004015ad510084f9af0001ad51";
INIT_11 : bit_vector(255 downto 0) :=
  X"081b10a74c49d67f4c0b10a74829d67f48180004001a040f0409c569042a040f";
INIT_12 : bit_vector(255 downto 0) :=
  X"091900004c0800004c290000481800004819eeef0c0997c80c29eeef081997c8";
INIT_13 : bit_vector(255 downto 0) :=
  X"5449a6df540b0bf45029a6df50180002001a052d0c09be250c2a052d0819be25";
INIT_14 : bit_vector(255 downto 0) :=
  X"5408000054290000501800005019f301140852021429f30110185202101b0bf4";
INIT_15 : bit_vector(255 downto 0) :=
  X"5c0b06625828af8858180002001a0a24140947b3142a0a24101947b311190000";
INIT_16 : bit_vector(255 downto 0) :=
  X"5c290000581800005819f7e41c0917791c29f7e418191779181b06625c48af88";
INIT_17 : bit_vector(255 downto 0) :=
  X"60293d0760180006001a46351c09b8991c2a46351819b899191900005c080000";
INIT_18 : bit_vector(255 downto 0) :=
  X"601800006019fbf82408415f2429fbf82018415f201b01ed64493d07640b01ed";
INIT_19 : bit_vector(255 downto 0) :=
  X"6818000000180000240800002428000020180000211800006408000064280000";
INIT_1a : bit_vector(255 downto 0) :=
  X"681800002c0800002c28000028180000281800006c4800006c08000068280000";
INIT_1b : bit_vector(255 downto 0) :=
  X"001800002c0800002c28000028180000291800006c0800006c28000068180000";
INIT_1c : bit_vector(255 downto 0) :=
  X"3408000034280000301800003018000074480000740800007028000070180000";
INIT_1d : bit_vector(255 downto 0) :=
  X"3408000034280000301800003118000074080000742800007018000070180000";
INIT_1e : bit_vector(255 downto 0) :=
  X"3c28000038180000381800007c4800007c080000782800007818000000180000";
INIT_1f : bit_vector(255 downto 0) :=
  X"0000f9af380000003b0000007c0800007c28000078180000781800003c080000";
INIT_20 : bit_vector(255 downto 0) :=
  X"001965fb01190000440800004429000040180000401560ea00853f21000160ea";
INIT_21 : bit_vector(255 downto 0) :=
  X"081b0dd44c493ed04c0b0dd448293ed048180004001a039a040965fb042a039a";
INIT_22 : bit_vector(255 downto 0) :=
  X"091900004c0800004c290000481800004819f1e50c0860340c29f1e508186034";
INIT_23 : bit_vector(255 downto 0) :=
  X"54498ad2540b0af950298ad250180002001a04240c09694d0c2a04240819694d";
INIT_24 : bit_vector(255 downto 0) :=
  X"5408000054290000501800005019f4471408db071429f4471018db07101b0af9";
INIT_25 : bit_vector(255 downto 0) :=
  X"5c0b072158282bf458180002001a05de14092945142a05de1019294511190000";
INIT_26 : bit_vector(255 downto 0) :=
  X"5c290000581800005819f7831c09c7a61c29f7831819c7a6181b07215c482bf4";
INIT_27 : bit_vector(255 downto 0) :=

```

```

C:\Documents and Settings\EE\My Documents\FPGA_Biquad\ADCcheck1\IIR_CoeffMem.Vhd

X"6029d72660180003001a0c8c1c088d0e1c2a0c8c18188d0e191900005c080000";
INIT_28 : bit_vector(255 downto 0) :=
  X"601800006019fa662409c0f62429fa662019c0f6201b03c56449d726640b03c5";
INIT_29 : bit_vector(255 downto 0) :=
  X"68180006001a5a392409be57242a5a392019be57211900006408000064290000";
INIT_2a : bit_vector(255 downto 0) :=
  X"6819fcc62c09cac22c29fcc62819cac2281b01286c491e766c0b012868291e76";
INIT_2b : bit_vector(255 downto 0) :=
  X"001800002c0800002c28000028180000291800006c0800006c28000068180000";
INIT_2c : bit_vector(255 downto 0) :=
  X"3408000034280000301800003018000074480000740800007028000070180000";
INIT_2d : bit_vector(255 downto 0) :=
  X"3408000034280000301800003118000074080000742800007018000070180000";
INIT_2e : bit_vector(255 downto 0) :=
  X"3c28000038180000381800007c4800007c08000078280000781800000180000";
INIT_2f : bit_vector(255 downto 0) :=
  X"00013f2138000003b0000007c0800007c28000078180000781800003c080000";
INIT_30 : bit_vector(255 downto 0) :=
  X"00185fd40119000044080000442900004018000040152368008579ce00012368";
INIT_31 : bit_vector(255 downto 0) :=
  X"081b0bd74c49372d4c0b0bd74829372d48180004001a035904085fd4042a0359";
INIT_32 : bit_vector(255 downto 0) :=
  X"091900004c0800004c290000481800004819f3f50c0962a70c29f3f5081962a7";
INIT_33 : bit_vector(255 downto 0) :=
  X"54494624540b09fa5029462450180002001a03a90c08f51a0c2a03a90818f51a";
INIT_34 : bit_vector(255 downto 0) :=
  X"5408000054290000501800005019f57614081f991429f57610181f99101b09fa";
INIT_35 : bit_vector(255 downto 0) :=
  X"5c0b073b5828e16a58180003001a04851409f340142a04851019f34011190000";
INIT_36 : bit_vector(255 downto 0) :=
  X"5c290000581800005819f7af1c0916811c29f7af18191681181b073b5c48e16a";
INIT_37 : bit_vector(255 downto 0) :=
  X"6029b70c60180002001a06d81c0874641c2a06d818187464191900005c080000";
INIT_38 : bit_vector(255 downto 0) :=
  X"601800006019f9da240943462429f9da20194346201b04966449b70c640b0496";
INIT_39 : bit_vector(255 downto 0) :=
  X"68180003001a0f79240955e3242a0f79201955e3211900006408000064290000";
INIT_3a : bit_vector(255 downto 0) :=
  X"6819fba82c0966f62c29fba8281966f6281b02756c4835f46c0b0275682835f4";
INIT_3b : bit_vector(255 downto 0) :=
  X"001a70d82c080a292c2a70d828180a29291900006c0800006c29000068180000";
INIT_3c : bit_vector(255 downto 0) :=
  X"3408500b3429fd303018500b301b00c4744816a6740b00c4702816a670180006";
INIT_3d : bit_vector(255 downto 0) :=
  X"340800003428000030180000311800007408000074280000701800007019fd30";
INIT_3e : bit_vector(255 downto 0) :=
  X"3c28000038180000381800007c4800007c08000078280000781800000180000";
INIT_3f : bit_vector(255 downto 0) :=
  X"000179ce38000003b0000007c0800007c28000078180000781800003c080000"
);

-- pragma translate_on
port
(
  ADDRA : in STD_LOGIC_VECTOR(9 downto 0);
  ADDRB : in STD_LOGIC_VECTOR(8 downto 0);
  CLKA : in STD_LOGIC;
  CLKB : in STD_LOGIC;
  DIA : in STD_LOGIC_VECTOR(15 downto 0);
  DIB : in STD_LOGIC_VECTOR(31 downto 0);
  DIPA : in STD_LOGIC_VECTOR(1 downto 0);
  DIPB : in STD_LOGIC_VECTOR(3 downto 0);
  DOA : out STD_LOGIC_VECTOR(15 downto 0);
  DOB : out STD_LOGIC_VECTOR(31 downto 0);
  DOPA : out STD_LOGIC_VECTOR(1 downto 0);
  DOPB : out STD_LOGIC_VECTOR(3 downto 0);
  ENA : in STD_LOGIC;
  ENB : in STD_LOGIC;

```

```

C:\Documents and Settings\EE\My Documents\FPGA_Biquad\ADCcheck1\IIR_CoeffMem.Vhd

    SSRA : in STD_LOGIC;
    SSRB : in STD_LOGIC;
    WEA  : in STD_LOGIC;
    WEB  : in STD_LOGIC
);
end component RAMB16_S18_S36;

attribute INIT_00 : string;
attribute INIT_00 of U_RAM : label is
  "001963d10119000044080000442900004018000040150641008593ab00010641";
attribute INIT_01 : string;
attribute INIT_01 of U_RAM : label is
  "081b15064c492ab74c0b150648292ab748180002001a0512040963d1042a0512";
attribute INIT_02 : string;
attribute INIT_02 of U_RAM : label is
  "091900004c0800004c290000481800004819ea4b0c093d2e0c29ea4b08193d2e";
attribute INIT_03 : string;
attribute INIT_03 of U_RAM : label is
  "5449537b540b0c6b5029537b50180003001a08740c09fb2c0c2a08740819fb2c";
attribute INIT_04 : string;
attribute INIT_04 of U_RAM : label is
  "5408000054290000501800005019f2081409e2081429f2081019e208101b0c6b";
attribute INIT_05 : string;
attribute INIT_05 of U_RAM : label is
  "5c0b03ba5829105258180005001a35b11409b045142a35b11019b04511190000";
attribute INIT_06 : string;
attribute INIT_06 of U_RAM : label is
  "5c280000581800005819fa121c099ce91c29fa1218199ce9181b03ba5c491052";
attribute INIT_07 : string;
attribute INIT_07 of U_RAM : label is
  "6028000060180000001800001c0800001c28000018180000191800005c080000";
attribute INIT_08 : string;
attribute INIT_08 of U_RAM : label is
  "601800006018000024080000242800002018000020180006448000064080000";
attribute INIT_09 : string;
attribute INIT_09 of U_RAM : label is
  "6818000000180000240800002428000020180000211800006408000064280000";
attribute INIT_0a : string;
attribute INIT_0a of U_RAM : label is
  "681800002c0800002c28000028180000281800006c4800006c08000068280000";
attribute INIT_0b : string;
attribute INIT_0b of U_RAM : label is
  "001800002c0800002c28000028180000291800006c0800006c28000068180000";
attribute INIT_0c : string;
attribute INIT_0c of U_RAM : label is
  "3408000034280000301800003018000074480000740800007028000070180000";
attribute INIT_0d : string;
attribute INIT_0d of U_RAM : label is
  "3408000034280000301800003118000074080000742800007018000070180000";
attribute INIT_0e : string;
attribute INIT_0e of U_RAM : label is
  "3c28000038180000381800007c4800007c080000782800007818000000180000";
attribute INIT_0f : string;
attribute INIT_0f of U_RAM : label is
  "000193ab38000003b0000007c0800007c28000078180000781800003c080000";
attribute INIT_10 : string;
attribute INIT_10 of U_RAM : label is
  "0019c569011900004408000044290000401800004015ad510084f9af0001ad51";
attribute INIT_11 : string;
attribute INIT_11 of U_RAM : label is
  "081b10a74c49d67f4c0b10a74829d67f48180004001a040f0409c569042a040f";
attribute INIT_12 : string;
attribute INIT_12 of U_RAM : label is
  "091900004c0800004c290000481800004819eeef0c0997c80c29eeef081997c8";
attribute INIT_13 : string;
attribute INIT_13 of U_RAM : label is
  "5449a6df540b0bf45029a6df50180002001a052d0c09be250c2a052d0819be25";

```

```
attribute INIT_14 : string;
attribute INIT_14 of U_RAM : label is
  "5408000054290000501800005019f301140852021429f30110185202101b0bf4";
attribute INIT_15 : string;
attribute INIT_15 of U_RAM : label is
  "5c0b06625828af8858180002001a0a24140947b3142a0a24101947b311190000";
attribute INIT_16 : string;
attribute INIT_16 of U_RAM : label is
  "5c290000581800005819f7e41c0917791c29f7e418191779181b06625c48af88";
attribute INIT_17 : string;
attribute INIT_17 of U_RAM : label is
  "60293d0760180006001a46351c09b8991c2a46351819b899191900005c080000";
attribute INIT_18 : string;
attribute INIT_18 of U_RAM : label is
  "601800006019fbf82408415f2429fbf82018415f201b01ed64493d07640b01ed";
attribute INIT_19 : string;
attribute INIT_19 of U_RAM : label is
  "681800000180000240800002428000020180000211800006408000064280000";
attribute INIT_1a : string;
attribute INIT_1a of U_RAM : label is
  "681800002c0800002c28000028180000281800006c4800006c08000068280000";
attribute INIT_1b : string;
attribute INIT_1b of U_RAM : label is
  "001800002c0800002c28000028180000291800006c0800006c28000068180000";
attribute INIT_1c : string;
attribute INIT_1c of U_RAM : label is
  "3408000034280000301800003018000074480000740800007028000070180000";
attribute INIT_1d : string;
attribute INIT_1d of U_RAM : label is
  "3408000034280000301800003118000074080000742800007018000070180000";
attribute INIT_1e : string;
attribute INIT_1e of U_RAM : label is
  "3c28000038180000381800007c4800007c080000782800007818000000180000";
attribute INIT_1f : string;
attribute INIT_1f of U_RAM : label is
  "0000f9af38000003b0000007c0800007c28000078180000781800003c080000";
attribute INIT_20 : string;
attribute INIT_20 of U_RAM : label is
  "001965fb01190000440800004429000040180000401560ea00853f21000160ea";
attribute INIT_21 : string;
attribute INIT_21 of U_RAM : label is
  "081b0dd44c493ed04c0b0dd448293ed048180004001a039a040965fb042a039a";
attribute INIT_22 : string;
attribute INIT_22 of U_RAM : label is
  "091900004c0800004c290000481800004819f1e50c0860340c29f1e508186034";
attribute INIT_23 : string;
attribute INIT_23 of U_RAM : label is
  "54498ad2540b0af950298ad250180002001a04240c09694d0c2a04240819694d";
attribute INIT_24 : string;
attribute INIT_24 of U_RAM : label is
  "5408000054290000501800005019f4471408db071429f4471018db07101b0af9";
attribute INIT_25 : string;
attribute INIT_25 of U_RAM : label is
  "5c0b072158282bf458180002001a05de14092945142a05de1019294511190000";
attribute INIT_26 : string;
attribute INIT_26 of U_RAM : label is
  "5c290000581800005819f7831c09c7a61c29f7831819c7a6181b07215c482bf4";
attribute INIT_27 : string;
attribute INIT_27 of U_RAM : label is
  "6029d72660180003001a0c8c1c088d0e1c2a0c8c18188d0e191900005c080000";
attribute INIT_28 : string;
attribute INIT_28 of U_RAM : label is
  "601800006019fa662409c0f62429fa662019c0f6201b03c56449d726640b03c5";
attribute INIT_29 : string;
attribute INIT_29 of U_RAM : label is
  "68180006001a5a392409be57242a5a392019be57211900006408000064290000";
attribute INIT_2a : string;
```

```

attribute INIT_2a of U_RAM : label is
  "6819fcc62c09cac22c29fcc62819cac2281b01286c491e766c0b012868291e76";
attribute INIT_2b : string;
attribute INIT_2b of U_RAM : label is
  "001800002c0800002c28000028180000291800006c0800006c28000068180000";
attribute INIT_2c : string;
attribute INIT_2c of U_RAM : label is
  "3408000034280000301800003018000074480000740800007028000070180000";
attribute INIT_2d : string;
attribute INIT_2d of U_RAM : label is
  "3408000034280000301800003118000074080000742800007018000070180000";
attribute INIT_2e : string;
attribute INIT_2e of U_RAM : label is
  "3c28000038180000381800007c4800007c080000782800007818000000180000";
attribute INIT_2f : string;
attribute INIT_2f of U_RAM : label is
  "00013f2138000003b0000007c0800007c28000078180000781800003c080000";
attribute INIT_30 : string;
attribute INIT_30 of U_RAM : label is
  "00185fd40119000044080000442900004018000040152368008579ce00012368";
attribute INIT_31 : string;
attribute INIT_31 of U_RAM : label is
  "081b0bd74c49372d4c0b0bd74829372d48180004001a035904085fd4042a0359";
attribute INIT_32 : string;
attribute INIT_32 of U_RAM : label is
  "091900004c0800004c290000481800004819f3f50c0962a70c29f3f5081962a7";
attribute INIT_33 : string;
attribute INIT_33 of U_RAM : label is
  "54494624540b09fa5029462450180002001a03a90c08f51a0c2a03a90818f51a";
attribute INIT_34 : string;
attribute INIT_34 of U_RAM : label is
  "5408000054290000501800005019f57614081f991429f57610181f99101b09fa";
attribute INIT_35 : string;
attribute INIT_35 of U_RAM : label is
  "5c0b073b5828e16a58180003001a04851409f340142a04851019f34011190000";
attribute INIT_36 : string;
attribute INIT_36 of U_RAM : label is
  "5c290000581800005819f7af1c0916811c29f7af18191681181b073b5c48e16a";
attribute INIT_37 : string;
attribute INIT_37 of U_RAM : label is
  "6029b70c60180002001a06d81c0874641c2a06d818187464191900005c080000";
attribute INIT_38 : string;
attribute INIT_38 of U_RAM : label is
  "601800006019f9da240943462429f9da20194346201b04966449b70c640b0496";
attribute INIT_39 : string;
attribute INIT_39 of U_RAM : label is
  "68180003001a0f79240955e3242a0f79201955e3211900006408000064290000";
attribute INIT_3a : string;
attribute INIT_3a of U_RAM : label is
  "6819fba82c0966f62c29fba8281966f6281b02756c4835f46c0b0275682835f4";
attribute INIT_3b : string;
attribute INIT_3b of U_RAM : label is
  "001a70d82c080a292c2a70d828180a29291900006c0800006c29000068180000";
attribute INIT_3c : string;
attribute INIT_3c of U_RAM : label is
  "3408500b3429fd303018500b301b00c4744816a6740b00c4702816a670180006";
attribute INIT_3d : string;
attribute INIT_3d of U_RAM : label is
  "340800003428000030180000311800007408000074280000701800007019fd30";
attribute INIT_3e : string;
attribute INIT_3e of U_RAM : label is
  "3c28000038180000381800007c4800007c080000782800007818000000180000";
attribute INIT_3f : string;
attribute INIT_3f of U_RAM : label is
  "000179ce38000003b0000007c0800007c28000078180000781800003c080000";

signal dob : std_logic_vector (31 downto 0);

```

```

C:\Documents and Settings\EE\My Documents\FPGA_Biquad\ADCcheck1\IIR_CoeffMem.Vhd

signal addrb : std_logic_vector (8 downto 0);

begin
    addrb(6 downto 0) <= A;
    addrb(8 downto 7) <= sel(1 downto 0);
    -- port A for configuration, port B for IIR filter engine
U_RAM : RAMB16_S18_S36
    port map
    (
        ADDRA => ADDR(9 downto 0),
        ADDRb => addrb,
        CLKA   => CLK,
        CLKB   => CLK,
        DIA    => DI(15 downto 0),
        DIB    => (others => '0'),
        DIPA   => DI(17 downto 16),
        DIPB   => (others => '0'),
        DOA    => DO(15 downto 0),
        DOB    => dob,
        DOPA   => DO(17 downto 16),
        DOPB   => CTRL(17 downto 14),
        ENA    => '1',
        ENB    => '1',
        SSRA   => '0',
        SSRB   => '0',
        WEA    => MWE,
        WEB    => '0'
    );
    CTRL(13 downto 0) <= dob (31 downto 18);
    COEF(17 downto 0) <= dob (17 downto 0);
end architecture RTL;
-----
```

-- SubModule AverageADC-- Created 4/12/2005 5:51:13 PM

Library IEEE;

Use IEEE.Std_Logic_1164.all;

use IEEE.Numeric_Std.all;

entity AverageADC is port

```
(  
    I      : in  std_logic_vector(31 downto 0); -- input  
    O      : out std_logic_vector(31 downto 0); -- output  
    CNT   : in  std_logic_vector( 2 downto 0); -- count  
    CLK    : in  std_logic;                      -- clock  
    ADDEN  : in  std_logic;                      -- add enable  
) ;
```

end AverageADC;

architecture Structure of AverageADC is

```
signal term : signed(31 downto 0);  
signal accu : signed(31 downto 0) := (others => '0');
```

begin

reg: process (CLK, ADDEN) is

begin

```
if rising_edge (CLK) then  
    if ADDEN = '1' then  
        term <= signed (I);  
    end if;  
end if;
```

end process reg;

-- add all 4 ADC values

add: process (CLK, ADDEN, CNT) is

begin

```
if rising_edge (CLK) then  
    if ADDEN = '1' then  
        if CNT = B"001" then  
            accu <= signed (term);  
        else  
            accu <= accu + signed (term);  
        end if;  
    end if;  
end if;
```

end process add;

-- load new ADC value into register

O <= std_logic_vector (accu);

end Structure;

```
-- SubModule SUM4
-- Created 4/12/2005 5:51:13 PM
```

```
Library IEEE;
Use IEEE.Std_Logic_1164.all;
use IEEE.Numeric_Std.all;

entity SUM4 is port
(
    I1      : in  std_logic_vector(31 downto 0);  -- AD7679
    I2      : in  std_logic_vector(31 downto 0);  -- AD7679
    I3      : in  std_logic_vector(31 downto 0);  -- AD7679
    I4      : in  std_logic_vector(31 downto 0);  -- AD7679
    O       : out std_logic_vector(31 downto 0);  -- sign extended ADC value
    CLK     : in  std_logic;
    CE      : in  std_logic
);
end SUM4;
```

```
architecture Structure of SUM4 is

    signal sumA : signed(31 downto 0) := (others => '0');
    signal sumB : signed(31 downto 0) := (others => '0');
    signal diff : signed(31 downto 0) := (others => '0');

begin
    -- add all 4 ADC values
    add: process (CLK) is
    begin
        if rising_edge (CLK) then
            sumA <= signed(I1) + signed(I3);
            sumB <= signed(I2) + signed(I4);
        end if;
    end process add;
    diff <= sumA - sumB;
    -- load new ADC value into register
    reg: process (CLK, CE) is
    begin
        if rising_edge (CLK) then
            if CE = '1' then
                O <= std_logic_vector(diff);
            end if;
        end if;
    end process reg;
end Structure;
```

-- SubModule IIR_ADC-- Created 4/12/2005 5:51:13 PM

Library IEEE;

Use IEEE.Std_Logic_1164.all;

```
entity IIR_ADC is port
(
    ADC      : in  std_logic_vector(17 downto 0);  -- AD7679
    L        : in  std_logic;   -- busy signal of ADC
    O        : out std_logic_vector(31 downto 0);  -- sign extended ADC value
    OVF      : out std_logic   -- overflow
);
end IIR_ADC;
```

architecture Structure of IIR_ADC is

```
signal ext : std_logic_vector(31 downto 0);
signal reg : std_logic_vector(31 downto 0) := (others => '0');
```

```
begin
    -- sign extend and shift ADC value into 32 bit word
    ext(8 downto 0) <= (others => '0');
    ext(26 downto 9) <= ADC;
    ext(31 downto 27) <= (others => ADC(17));
    -- load new ADC value into register
    reg <= ext when rising_edge(L);
    O <= reg;
```

```
-- check overflow on ADC input
overflow: process (L) is
begin
    if rising_edge(L) then
        if (ADC(17 downto 6) = B"011111111111") or
            (ADC(17 downto 6) = B"100000000000") then
            OVF <= '1';
        else
            OVF <= '0';
        end if;
    end if;
end process overflow;
```

end Structure;

```

-- SubModule ClockCounter
-- Created 4/12/2005 7:06:29 PM

library IEEE;
use IEEE.Std_Logic_1164.all;
use IEEE.Numeric_Std.all;

entity ClockCounter is port
(
    CLK      : in    std_logic;
    ONEPPS  : in    std_logic;
    A        : out   std_logic_vector(6 downto 0);
    ODD      : out   std_logic;
    B        : out   std_logic_vector(11 downto 0)
);
end ClockCounter;

architecture RTL of ClockCounter is

-- Signal Declarations
signal counter : std_logic_vector(11 downto 0) := B"111111110110";
signal short1pps : std_logic := '0';
signal load : std_logic := '0';

begin
    -- make sure 1pps is shorter than a CLK period
    short_onepps: process (ONEPPS, load) is
    begin
        if load = '1' then
            short1pps <= '0';
        elsif rising_edge(onepps) then
            short1pps <= '1';
        end if;
    end process short_onepps;

    -- load counter with 1 on next CLK after 1PPS
    load <= short1pps when falling_edge(CLK);

    -- binary counter with load
    count: process (CLK) is
    begin
        if rising_edge(CLK) then
            if load = '1' then
                counter <= B"000000000001";
            else
                counter <= std_logic_vector(unsigned(counter) + 1);
            end if;
        end if;
    end process count;

    -- set output values
    A <= counter(6 downto 0);
    ODD <= counter(7);
    B <= counter;

end architecture RTL;

```

-- SubModule FIFOPipeOut-- Created 8/28/2006 2:16:56 PM

Library IEEE;

Use IEEE.Std_Logic_1164.all;

```
entity FIFOPipeOut is port
(
    ti_clk          : in    std_logic;
    ti_control      : in    std_logic_vector(12 downto 0);
    ti_data         : inout std_logic_vector(15 downto 0);
    ep_status       : out   std_logic_vector(3 downto 0);
    ep_reset        : in    std_logic;
    ep_clk          : in    std_logic;
    ep_write        : in    std_logic;
    ep_full         : out   std_logic;
    ep_empty        : out   std_logic;
    ep_error        : out   std_logic;
    ep_addr         : in    std_logic_vector(7 downto 0);
    ep_datain       : in    std_logic_vector(31 downto 0);
    ep_enable        : in    std_logic
);
end FIFOPipeOut;
```

architecture Structure of FIFOPipeOut is

-- Component Declarations

```
component okPipeOut port (
    ti_clk          : in    std_logic;
    ti_control      : in    std_logic_vector(12 downto 0);
    ti_data         : inout std_logic_vector(15 downto 0);
    ep_addr         : in    std_logic_vector(7 downto 0);
    ep_datain       : in    std_logic_vector(15 downto 0);
    ep_read         : out   std_logic);
end component;
```

```
component fifo_write port (
    din             : in    std_logic_vector(31 downto 0);
    rd_clk          : in    std_logic;
    rd_en           : in    std_logic;
    rst             : in    std_logic;
    wr_clk          : in    std_logic;
    wr_en           : in    std_logic;
    dout            : out   std_logic_vector(15 downto 0);
    empty           : out   std_logic;
    full            : out   std_logic;
    overflow         : out   std_logic;
    underflow        : out   std_logic;
    wr_data_count  : out   std_logic_vector(3 downto 0));
end component;
```

-- Signal Declarations

```
signal data          : std_logic_vector(15 downto 0);
signal rden          : std_logic;
signal wren          : std_logic;
signal overflow      : std_logic;
signal underflow     : std_logic;
```

begin

rden <= ep_write when ep_enable = '1' else '0';

```
pipe : okPipeOut port map (
    ti_clk => ti_clk,
    ti_control => ti_control,
```

```
C:\Documents and Settings\EE\My Documents\FPGA_Biquad\ADCcheck1\FIFOPipeOut.vhd

ti_data => ti_data,
ep_addr => ep_addr,
ep_datain => data,
ep_read => wren);

fifo : fifo_write port map (
wr_clk => ep_clk,
wr_en => rden,
din => ep_datain,
rd_clk => ti_clk,
rd_en => wren,
dout => data,
rst => ep_reset,
empty => ep_empty,
full => ep_full,
wr_data_count => ep_status,
overflow => overflow,
underflow => underflow);

ep_error <= '0' when ep_reset = '1' else
'1' when overflow = '1' or underflow = '1';

end Structure;
```

-- SubModule FIFOPipeIn

-- Created 8/28/2006 2:16:56 PM

Library IEEE;

Use IEEE.Std_Logic_1164.all;

use IEEE.Numeric_Std.all;

entity FIFOPipeIn is port

```
(  ti_clk      : in  std_logic;
  ti_control  : in  std_logic_vector(12 downto 0);
  ti_data     : in  std_logic_vector(15 downto 0);
  ep_status   : out std_logic_vector(3 downto 0);
  ep_reset    : in  std_logic;
  ep_clk      : in  std_logic;
  ep_read     : in  std_logic;
  ep_full     : out std_logic;
  ep_empty    : out std_logic;
  ep_error    : out std_logic;
  ep_addr     : in  std_logic_vector(7 downto 0);
  ep_dataout  : out std_logic_vector(31 downto 0);
  ep_enable   : in  std_logic
);
```

end FIFOPipeIn;

architecture Structure of FIFOPipeIn is

-- Component Declarations

```
component okPipeIn port (
  ti_clk      : in  std_logic;
  ti_control  : in  std_logic_vector(12 downto 0);
  ti_data     : in  std_logic_vector(15 downto 0);
  ep_addr     : in  std_logic_vector(7 downto 0);
  ep_dataout  : out std_logic_vector(15 downto 0);
  ep_write    : out std_logic);
end component;
```

```
component fifo_read port (
  din        : in  std_logic_vector(15 downto 0);
  rd_clk     : in  std_logic;
  rd_en      : in  std_logic;
  rst        : in  std_logic;
  wr_clk     : in  std_logic;
  wr_en      : in  std_logic;
  dout       : out std_logic_vector(31 downto 0);
  empty      : out std_logic;
  full       : out std_logic;
  overflow   : out std_logic;
  rd_data_count: out std_logic_vector(3 downto 0);
  underflow  : out std_logic);
end component;
```

-- Signal Declarations

```
signal data      : std_logic_vector(15 downto 0);
signal rden     : std_logic;
signal wren     : std_logic;
signal overflow : std_logic;
signal underflow: std_logic;
```

begin

wren <= ep_read when ep_enable = '1' else '0';

```
pipe : okPipeIn port map (
  ti_clk => ti_clk,
```

```
C:\Documents and Settings\EE\My Documents\FPGA_Biquad\ADCcheck1\FIFOPipeIn.Vhd

ti_control => ti_control,
ti_data => ti_data,
ep_addr => ep_addr,
ep_dataout => data,
ep_write => rden);

fifo : fifo_read port map (
wr_clk => ti_clk,
wr_en => rden,
din => data,
rd_clk => ep_clk,
rd_en => wren,
dout => ep_dataout,
rst => ep_reset,
empty => ep_empty,
full => ep_full,
rd_data_count => ep_status,
overflow => overflow,
underflow => underflow);

ep_error <= '0' when ep_reset = '1' else
'1' when overflow = '1' or underflow = '1';

end Structure;
```

```

-- SubModule SmallHistoryFile
-- Created 4/10/2005 7:28:13 PM

library IEEE;
use IEEE.Std_Logic_1164.all;
use IEEE.Numeric_Std.all;
--synopsys translate_off
library UNISIM;
use unisim.vcomponents.all;
--synopsys translate_on

entity SmallHistoryFile is port
(
    d      : in  std_logic_vector(34 downto 0); -- data in
    b      : out std_logic_vector(17 downto 0); -- data out
    CLK    : in  std_logic;                      -- clock
    A      : in  std_logic_vector(4 downto 0); -- address
    HT     : in  std_logic;                      -- toggle order of history in memory
    W      : in  std_logic;                      -- write enable
);
end SmallHistoryFile;
-----


architecture RTL of SmallHistoryFile is

-- Component Declarations
component RAM16X1D
    --synopsys translate_off
    generic
    (
        INIT : bit_vector := X"0000"
    );
    --synopsys translate_on
    port
    (
        A0      : in STD_LOGIC;
        A1      : in STD_LOGIC;
        A2      : in STD_LOGIC;
        A3      : in STD_LOGIC;
        D       : in STD_LOGIC;
        DPO    : out STD_LOGIC;
        DPRA0  : in STD_LOGIC;
        DPRA1  : in STD_LOGIC;
        DPRA2  : in STD_LOGIC;
        DPRA3  : in STD_LOGIC;
        SPO    : out STD_LOGIC;
        WCLK   : in STD_LOGIC;
        WE     : in STD_LOGIC
    );
end component RAM16X1D;

attribute INIT : string;
attribute INIT of all: label is "0000";
-- attribute INIT of bit_msb: label is "0000";

-- Signal Declarations
signal A4T, A4TN, MSB : std_logic;
signal memin : std_logic_vector(35 downto 0);

begin
    MSB <= A(0); -- selects the MSB/LSB (only used for read out)
    -- A(3..1) are for selecting the second order section, A(4) selects old/new
    A4T <= A(4) xor HT; -- makes sure history values are interchanged everytime filter runs
    A4TN <= not A4T; -- this one is for write, the above is for reading
    -- split 35 bit input into two 18 bit vectors; don't write garbage during simulation init

```

```

C:\Documents and Settings\EE\My Documents\FPGA_Biquad\ADCcheck1\SmallHistoryFile.vhd

memin(16 downto 0) <= To_Signed (To_bitvector (d(16 downto 0)));
memin(17) <= '0';
memin(35 downto 18) <= To_Signed (To_bitvector (d(34 downto 17)));

-- memory is 18 times 2bit with output select for MSB/LSB and an output register
memory: for i in 17 downto 0 generate
    signal mout : std_logic_vector(1 downto 0);
    signal mo : std_logic;
begin
    -- select memory: dual port, 2 x 1 bit for LSB and MSB
    bit_lsb: component RAM16X1D
        port map
        (
            A0 => A(1),
            A1 => A(2),
            A2 => A(3),
            A3 => A4TN,
            D => memin(i),
            SPO => open,
            DPRA0 => A(1),
            DPRA1 => A(2),
            DPRA2 => A(3),
            DPRA3 => A4T,
            DPO => mout(0),
            WCLK => CLK,
            WE => W
        );
    bit_msb: component RAM16X1D
        port map
        (
            A0 => A(1),
            A1 => A(2),
            A2 => A(3),
            A3 => A4TN,
            D => memin(i+18),
            SPO => open,
            DPRA0 => A(1),
            DPRA1 => A(2),
            DPRA2 => A(3),
            DPRA3 => A4T,
            DPO => mout(1),
            WCLK => CLK,
            WE => W
        );
    -- select LSB/MSB of output
    lsbsel : process (MSB, mout) is
begin
    case MSB is
        when '0' =>
            mo <= mout(0);
        when '1' =>
            mo <= mout(1);
        when others =>
            mo <= '0';
    end case;
end process lsbsel;
-- add register for output
reg: process (CLK, mo) is
begin
    if rising_edge (CLK) then
        b(i) <= mo;
    end if;
end process reg;
end generate memory;

end architecture RTL;
-----
```

```
-- SubModule Reg32
-- Created 4/10/2005 7:00:40 PM
```

```
library IEEE;
use IEEE.Std_Logic_1164.all;
```

```
entity Reg32 is port
(
    a      : in  std_logic_vector(31 downto 0);
    b      : out std_logic_vector(31 downto 0);
    CLK    : in  std_logic;
    CE     : in  std_logic
);
end Reg32;
```

```
architecture RTL of Reg32 is
begin
    reg: process (CLK, CE) is
    begin
        if rising_edge (CLK) then
            if CE = '1' then
                b <= a;
            end if;
        end if;
    end process reg;
end architecture RTL;
```

```
-- SubModule Reg18
-- Created 4/10/2005 6:07:36 PM
```

```
library IEEE;
use IEEE.Std_Logic_1164.all;
```

```
entity Reg18 is port
(
    a      : in  std_logic_vector(17 downto 0);
    b      : out std_logic_vector(17 downto 0);
    CLK    : in  std_logic;
    CE     : in  std_logic
);
end Reg18;
```

```
architecture RTL of Reg18 is
```

```
begin
    reg: process (CLK, CE) is
    begin
        if rising_edge (CLK) then
            if CE = '1' then
                b <= a;
            end if;
        end if;
    end process reg;
end architecture RTL;
```

```
-- SubModule Reg3
-- Created 4/11/2005 12:16:29 PM
```

```
library IEEE;
use IEEE.Std_Logic_1164.all;
```

```
entity Reg3 is port
(
    a      : in  std_logic_vector(2 downto 0);
    b      : out std_logic_vector(2 downto 0);
    CLK    : in  std_logic;
    CE     : in  std_logic
);
end Reg3;
```

```
architecture RTL of Reg3 is
```

```
begin
    reg: process (CLK, CE) is
    begin
        if rising_edge (CLK) then
            if CE = '1' then
                b <= a;
            end if;
        end if;
    end process reg;
end architecture RTL;
```

-- SubModule OverflowDetect

-- Created 4/14/2005 3:56:08 PM

Library IEEE;

Use IEEE.Std_Logic_1164.all;

```
entity OverflowDetect is port
(
    a      : in  std_logic_vector(47 downto 0);
    b      : out std_logic_vector(34 downto 0);
    IOVF   : in  std_logic;
    OVF    : out std_logic
);
end OverflowDetect;
```

```
architecture RTL of OverflowDetect is
```

```
    signal overflow : std_logic;
```

```
begin
```

```
    -- detect overflow
```

```
    overflow <= '1' when (a(46) /= a(47)) or (a(45) /= a(47)) or
                           (a(44) /= a(47)) or (a(43) /= a(47)) or
                           (a(42) /= a(47)) or (IOVF = '1')
```

```
        else '0';
```

```
    OVF <= overflow;
```

```
    -- mark overflow in output
```

```
    mark: process (overflow, a) is
    begin
        if overflow = '1' and a(36) = '0' then
            b <= ('0', '0', '0', '0', '0', '0', others => '1');
        elsif overflow = '1' and a(36) = '1' then
            b <= ('1', '1', '1', '1', '1', '1', others => '0');
        else
            b <= a (42 downto 8);
        end if;
    end process mark;
```

```
end architecture RTL;
```

-- SubModule Mux2Reg18

-- Created 4/10/2005 5:55:36 PM

Library IEEE;

Use IEEE.Std_Logic_1164.all;

```
entity Mux2Reg18 is port
(
    a      : in  std_logic_vector(31 downto 0); -- ADC input
    old    : out std_logic_vector(31 downto 0); -- old ADC input
    h      : in  std_logic_vector(17 downto 0); -- history input
    b      : out std_logic_vector(17 downto 0); -- output
    CLK    : in  std_logic;                      -- clock
    RE     : in  std_logic;                      -- register enable
    SEL    : in  std_logic_vector(1 downto 0)  -- input select
);
end Mux2Reg18;
```

architecture RTL of Mux2Reg18 is

```
signal reg : std_logic_vector(31 downto 0); -- register to delay input
signal muxout : std_logic_vector(17 downto 0); -- output of ADC/history mux
```

begin

-- ADC input register

```
register1: process (CLK, RE) is
begin
    if rising_edge (CLK) then
        if RE = '1' then
            reg <= a;
        end if;
    end if;
end process register1;
```

-- ADC delay register for straight through path

```
register2: process (CLK, RE) is
begin
    if rising_edge (CLK) then
        if RE = '1' then
            old <= reg;
        end if;
    end if;
end process register2;
```

-- input select mux

```
mux: process (reg, h, sel) is
begin
    case sel is
        when B"00" =>
            muxout(17) <= '0';
            muxout(16 downto 3) <= reg(13 downto 0);
            muxout(2 downto 0) <= (others => '0');
        when B"01" =>
            muxout <= reg(31 downto 14);
        when B"10" | B"11" =>
            muxout <= h;
        when others =>
            muxout <= h;
    end case;
end process mux;
-- write output
b <= muxout when rising_edge (CLK);
```

```
end architecture RTL;
```

```

-- SubModule MulShifter
-- Created 4/8/2005 8:30:57 PM

library IEEE;
use IEEE.Std_Logic_1164.all;
use IEEE.Numeric_Std.all;

entity MulShifter is
  port (
    a      : in  std_logic_vector(35 downto 0);
    b      : out std_logic_vector(47 downto 0);
    sel    : in  std_logic_vector (1 downto 0);
    CLK    : in  std_logic
  );
end MulShifter;

architecture RTL of MulShifter is

  --constant mulwidth : integer := 18;
  --constant width : integer := 48;
  --constant drop : integer := 25;

  signal s : std_logic_vector (72 downto 0);

begin
  shifter: process (a, sel) is
  begin
    case sel is
      -- LSB * LSB: no shift, no sign extend
      when B"00" =>
        s(33 downto 0) <= a(33 downto 0);
        s(72 downto 34) <= (others => '0');
      -- MSB * LSB or LSB * MSB: shift 17 bits, sign extend
      when B"01" =>
        s(16 downto 0) <= (others => '0');
        s(52 downto 17) <= a;
        s(72 downto 53) <= (others => a(a'left));
      -- MSB * MSB: shift 34 bits, sign extend
      when B"10" | B"11" =>
        s(33 downto 0) <= (others => '0');
        s(69 downto 34) <= a;
        s(72 downto 70) <= (others => a(a'left));
      when others =>
        s(72 downto 0) <= (others => '0');
    end case;
  end process shifter;
  -- output register
  b <= s(72 downto 25) when rising_edge (CLK);
end architecture RTL;

```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

-- 
-- performs the operation b <= shift_right (a, sel)
-- 

entity BarrelShifter2 is
    port (a : in std_logic_vector (47 downto 0);
          b : out std_logic_vector (47 downto 0);
          sel : in std_logic_vector (2 downto 0));
end entity BarrelShifter2;

architecture RTL of BarrelShifter2 is

subtype data_type is std_logic_vector (47 downto 0);

function shift_right (a : in data_type; n : in natural) return data_type is
begin
    return std_logic_vector (shift_right (signed(a), n));
end;

begin
    Shifter: process (a, sel)
    begin
        case sel is
            when B"000" =>
                b <= a;
            when B"001" =>
                b <= shift_right (a, 1);
            when B"010" =>
                b <= shift_right (a, 2);
            when B"011" =>
                b <= shift_right (a, 3);
            when B"100" =>
                b <= shift_right (a, 4);
            when B"101" =>
                b <= shift_right (a, 5);
            when B"110" =>
                b <= shift_right (a, 6);
            when B"111" =>
                b <= shift_right (a, 7);
            when others =>
                b <= a;
        end case;
    end process Shifter;
end architecture RTL;
```

```
-- SubModule Accumulator
-- Created 4/8/2005 8:30:57 PM
```

```
library IEEE;
use IEEE.Std_Logic_1164.all;
use IEEE.Numeric_Std.all;

entity Accumulator is
-- generic (
--   width : natural := 48
-- );
port (
  a      : in  std_logic_vector(47 downto 0);
  b      : out std_logic_vector(47 downto 0);
  p      : in  std_logic_vector(47 downto 0);
  R      : in  std_logic;
  L      : in  std_logic;
  CLK    : in  std_logic;
  CE     : in  std_logic
);
end Accumulator;
```

```
-----
```

```
architecture RTL of Accumulator is

signal sum : signed(47 downto 0);

begin
accu: process (CLK) is
begin
  if rising_edge (CLK) then
    if CE = '1' then
      if R = '1' then
        sum <= (others => '0');
      elsif L = '1' then
        sum <= signed(p);
      else
        sum <= signed(a) + signed(sum);
      end if;
    end if;
  end if;
end process accu;
b <= std_logic_vector(sum);
end architecture RTL;
```

```
-----
```